

A Power-Scalable Variable-Length Analogue DFT Processor for Multi-Standard Wireless Transceivers

By

Ghazal Tanhaei

A Thesis submitted to
The University of Birmingham
for the degree of

DOCTOR OF PHILOSOPHY

School of Electronic, Electrical and System Engineering
College of Engineering and Physical Sciences
The University of Birmingham
September 2016

UNIVERSITY OF
BIRMINGHAM

University of Birmingham Research Archive

e-theses repository

This unpublished thesis/dissertation is copyright of the author and/or third parties. The intellectual property rights of the author or third parties in respect of this work are as defined by The Copyright Designs and Patents Act 1988 or as modified by any successor legislation.

Any use made of information contained in this thesis/dissertation must be in accordance with that legislation and must be properly acknowledged. Further distribution or reproduction in any format is prohibited without the permission of the copyright holder.

Dedicated to my parents, Nasrin and Khosrow
for their endless love, encouragements and sacrifices

ABSTRACT

Since the invention of the mobile phone, a new generation of mobile communication standard has emerged every 10 years. Upgrading the technology of mobile networks in all areas takes few years. Hence, mobile phones should support the previous communication standards as well as the latest standards. Realizing a multi-standard mobile phone by multiple transceivers in parallel is neither a size-efficient nor a cost-efficient solution. Hence, modern mobile phones demand reconfigurable transceivers. It is also essential for mobile phones to consume power efficiently. Hence, the multi-standard transceiver should scale its power consumption to the standard specifications. Many recent communication standards are based on the Orthogonal Frequency-Division Multiplexing (OFDM). In the OFDM based transceivers, digital computation of the Discrete Fourier Transform (DFT) is a power hungry process. Reduction in the hardware cost and power consumption is possible by implementing the DFT processor with analogue circuits. Accordingly, the goal of this work is to design a power-scalable variable-length analogue DFT processor for multi-standard OFDM transceivers.

Since the Fast Fourier Transform (FFT) algorithm reduces the computational burden of the DFT, it has been used to reduce the hardware cost and power consumption of the digital DFT processors for years. However, the FFT algorithm was originally designed for discrete-time signal processing. This thesis presents the real-time recursive DFT architecture, which was designed based on the characteristics of the analogue signal processing domain. The optimal architecture for the analogue DFT is achieved by keeping the signal continuous as long as possible.

In order to analyse the performance of the proposed architecture, system-level simulations on the real-time recursive DFT processor and the radix-2 FFT processor of length 8 were performed. Results of the system performance analysis indicate that the average dynamic range of the proposed processor is 4.7 dB higher than the FFT processor. In the Monte Carlo analysis, the DFT processors that succeed in meeting the minimum dynamic range requirement (34dB) contribute to the yield. Accordingly, the proposed architecture has a yield of 99.3% while the yield of the FFT processor is 82.8%.

The real-time recursive DFT architecture was realized by the four-quadrant transconductance multipliers and the parasitic-insensitive switched-capacitor integrators. The real-time recursive DFT processor was designed in 180 nm CMOS technology. Sensitivity of the real-time recursive DFT processor to device mismatch was analysed using the Pelgrom's model. Results of device mismatch analysis indicate that the 8-point recursive DFT processor has a yield of 97.5% for the BPSK modulated signal. For the QPSK modulated signal, however, yield of the 8-point recursive DFT processor is 8.9%. Moreover, doubling the transform length reduces the average dynamic range by 3dB. Accordingly, the 16-point recursive DFT processor has a yield of 43.4% for the BPSK modulated signal. Power consumption of the recursive DFT processor is about 1/6 of the power consumption of a previous analogue FFT processor.

This thesis provided a proof-of-concept for the power-scalable variable-length analogue DFT processor. Previously, changing the transform length and scaling the power could only be performed by digital FFT processors. By using the real-time recursive DFT processor, the analogue decimation filter is eliminated. Thus, further reduction in the hardware cost and power consumption of the multi-standard transceiver is achieved.

ACKNOWLEDGEMENTS

First and foremost, I would like to thank my parents and my sister for their encouragements and financial support. My parents have been financially supporting me during the recession only because of their high value for education. None of this would have been possible without their love and support.

I would like to express my sincere gratitude to my advisors, Dr Steven Quigley and Professor Peter Gardner, for their guidance and patience throughout my PhD study. Although they have provided me a peaceful atmosphere at the University, they gave me the freedom to work from home.

Besides my advisors, I would like to thank Dr Kamyar Keikhosravy, postdoctoral fellow at the University of British Columbia, for sharing his expertise despite the distance. His modest personality makes him approachable. I am glad that this research has led to a great friendship.

I would also like to thank Professor Costas Constantinou and Professor Khaled Hayatleh for their insightful comments and constructive criticisms.

I am also indebted to all my teachers from elementary school to graduate school, especially my electronics professor at the Amirkabir University of Technology, Dr Saeed Khatami (Rest In Peace). In the early years of higher education, his encouragements inspired me with confidence.

I wish also to express my gratitude to the University of Birmingham for awarding me the TI Group scholarship, which partially supported my research.

CONTENTS

CHAPTER 1	INTRODUCTION.....	1
1.1	EVOLUTION OF COMMUNICATION SYSTEMS.....	1
1.2	STATEMENT OF THE PROBLEM.....	6
1.3	DISSERTATION OBJECTIVES.....	8
1.4	SIGNIFICANCE OF THE RESEARCH	8
1.5	THESIS OUTLINE.....	9
CHAPTER 2	BACKGROUND STUDY AND LITERATURE REVIEW	11
2.1	FUNDAMENTALS OF OFDM	11
2.2	WiFi AND WIMAX PHYSICAL LAYER OVERVIEW	20
2.3	STATE-OF-THE-ART FFT PROCESSORS	22
2.4	COMPARISON OF ANALOGUE AND DIGITAL SIGNAL PROCESSING	22
2.5	ANALOGUE FOURIER TRANSFORM ARCHITECTURES.....	24
2.5.1	<i>The Direct Form Finite Impulse Response</i>	<i>24</i>
2.5.2	<i>The Fast Fourier Transform.....</i>	<i>26</i>
2.6	SUMMARY	28
CHAPTER 3	REAL-TIME RECURSIVE DFT ARCHITECTURE.....	29
3.1	REAL-TIME RECURSIVE DFT FOR DIGITAL SIGNAL.....	29
3.2	REAL-TIME RECURSIVE DFT FOR ANALOGUE SIGNAL.....	32
3.3	ADVANTAGES OF THE PROPOSED ARCHITECTURE	35
3.4	SUMMARY	37
CHAPTER 4	SYSTEM PERFORMANCE ANALYSIS.....	38
4.1	PERFORMANCE METRICS FOR DFT PROCESSOR.....	38

4.2	PERFORMANCE REQUIREMENTS	40
4.3	BEHAVIOURAL MODELLING	43
4.3.1	<i>Behavioural Model of the Multiplier</i>	44
4.3.2	<i>Behavioural Model of the Integrator</i>	46
4.3.3	<i>Behavioural Modelling of the FFT Processor</i>	48
4.3.4	<i>Behavioural Modelling of the Recursive DFT Processor</i>	54
4.4	DETERMINING THE DESIGN SPECIFICATIONS	57
4.4.1	<i>Power Budget</i>	57
4.4.2	<i>Design Specifications of the Multiplier</i>	58
4.4.3	<i>Design Specifications of the Integrator</i>	63
4.5	YIELD PREDICTION	66
4.6	PERFORMANCE ANALYSIS RESULTS	70
4.7	SUMMARY	73
CHAPTER 5	CIRCUIT DESIGN	74
5.1	PREVIOUS WORK ON THE ANALOGUE FFT PROCESSOR	74
5.2	ANALOGUE MULTIPLIER	80
5.2.1	<i>Principle of Operation</i>	81
5.2.2	<i>Analysis of the CMOS Gilbert Cell</i>	82
5.2.3	<i>Circuit Realization</i>	90
5.3	DISCRETE-TIME INTEGRATOR	97
5.3.1	<i>Analysis of the Parasitic-Insensitive Integrator</i>	98
5.3.2	<i>Speed and Precision Considerations</i>	101
5.3.3	<i>Circuit Realization</i>	107
5.4	REAL-TIME RECURSIVE DFT PROCESSOR	110
5.5	ACCURACY OF THE RESULTS	113
5.6	SUMMARY	115

CHAPTER 6	DEVICE MISMATCH ANALYSIS AND RESULTS	116
6.1	MOS TRANSISTOR MATCHING MODELS	116
6.2	MOS TRANSISTOR OPTIMUM MATCHING	118
6.3	IMPACT OF MISMATCH ON THE PERFORMANCE TRADEOFFS	120
6.4	IMPACT OF TECHNOLOGY SCALING ON THE MISMATCH	122
6.5	MISMATCH ANALYSIS RESULTS	123
6.6	ROOT CAUSE ANALYSIS	128
6.7	MITIGATION OF THE EFFECT OF DEVICE MISMATCH	131
6.8	SUMMARY	133
CHAPTER 7	CONCLUSION AND FUTURE WORK	134
7.1	CONTRIBUTIONS TO KNOWLEDGE	134
7.1.1	<i>Methodology</i>	134
7.1.2	<i>Limitations and Considerations</i>	135
7.2	FUTURE WORK	137
7.2.1	<i>Design Enhancements</i>	137
7.2.2	<i>Further Analysis</i>	138
	LIST OF REFERENCES	139
	APPENDIX A	155
	APPENDIX B	161

TABLE OF TABLES

TABLE 1-1: EVOLUTION OF COMMUNICATION SYSTEMS.....	5
TABLE 2-1: IEEE 802.11A/G PHY SPECIFICATIONS	20
TABLE 2-2: IEEE 802.16E PHY SPECIFICATIONS	21
TABLE 3-1: COMPUTATIONAL EFFICIENCY AND RESOURCE COSTS OF DIFFERENT DFT ARCHITECTURES	35
TABLE 4-1: RECEIVER PERFORMANCE REQUIREMENTS FOR BER = 10^{-6}	41
TABLE 4-2: SUMMARY OF THE OPTIMAL VALUE FOR THE BEHAVIOURAL MODEL PARAMETERS	70
TABLE 4-3: SUMMARY OF THE MONTE CARLO ANALYSIS FOR THE RECURSIVE DFT AND THE RADIX-2 FFT PROCESSORS	71
TABLE 5-1: INITIAL ASPECT RATIOS OF THE COMPLEX MULTIPLIER	96
TABLE 5-2: FINAL ASPECT RATIOS OF THE COMPLEX MULTIPLIER	96
TABLE 5-3: INITIAL ASPECT RATIOS OF THE OP-AMP	109
TABLE 5-4: FINAL ASPECT RATIOS OF THE PARASITIC-INSENSITIVE INTEGRATOR	109
TABLE 6-1: SUMMARY OF THE MONTE CARLO ANALYSIS FOR THE RECURSIVE DFT PROCESSORS OF LENGTH 8.....	125
TABLE 6-2: SUMMARY OF THE YIELD PREDICTION FOR THE RECURSIVE DFT PROCESSORS OF LENGTH 8 AND 16	127
TABLE 6-3: PERFORMANCE COMPARISON OF THE ANALOGUE FOURIER TRANSFORM PROCESSORS	127

TABLE OF FIGURES

FIGURE 1-1: MARTIN COOPER HOLDS THE DYNATAC 8000X PHONE AND HIS CURRENT MOBILE PHONE DURING THE PRINCE OF ASTURIAS AWARDS CEREMONY IN 2009 [32].	4
FIGURE 1-2: ANALOGUE AND DIGITAL SIGNAL PROCESSING SECTIONS IN (A) THE CLASSICAL OFDM RECEIVER (B) THE SOFTWARE DEFINED RADIO RECEIVER (C) THE OFDM RECEIVER WITH AN ANALOGUE FFT	7
FIGURE 2-1: THE SPECTRUM OF THE FDM SIGNAL CONSISTING OF NONOVERLAPPING SUBCHANNELS [43]	12
FIGURE 2-2: THE SPECTRUM OF AN OFDM SIGNAL CONSISTING OF THREE OVERLAPPING SUBCARRIERS [42]	14
FIGURE 2-3: SUMMATION OF THE OFDM SUBCARRIERS IN THE TIME DOMAIN [1]	14
FIGURE 2-4: EFFECT OF THE ISI ON THE OFDM SYMBOL IN (A) THE ABSENCE OF THE GUARD INTERVAL (B) THE PRESENCE OF THE GUARD INTERVAL [1]	15
FIGURE 2-5: THE OFDM SYMBOL IN THE FREQUENCY DOMAIN [45]	16
FIGURE 2-6: ALLOCATION OF SUBCARRIERS TO USERS IN THE OFDM AND OFDMA TECHNOLOGIES [1]	16
FIGURE 2-7: WINDOWED OFDM SYMBOL IN THE TIME DOMAIN [1]	17
FIGURE 2-8: SPECTRUM OF THE OFDM SIGNAL BEFORE AND AFTER WINDOWING [45]	17
FIGURE 2-9: SYMBOL MAPPING BASED ON THE QPSK MODULATION [1]	18
FIGURE 2-10: BLOCK DIAGRAMS OF THE CLASSICAL OFDM TRANSMITTER AND RECEIVER [1]	19
FIGURE 2-11: DIRECT FORM REALIZATION OF AN FIR SYSTEM [44]	24
FIGURE 2-12: SIGNAL FLOW GRAPH OF A RADIX-2 DIT FFT OF LENGTH 8 [44]	26
FIGURE 2-13: SIGNAL FLOW GRAPH OF THE 2-POINT DFT [44]	27
FIGURE 3-1: SIGNAL FLOW GRAPH OF THE GOERTZEL DFT [44]	30
FIGURE 3-2: SIGNAL FLOW GRAPH OF THE GOERTZEL DFT WITH REAL MULTIPLIERS	31
FIGURE 3-3: BLOCK DIAGRAM OF A RECURSIVE DIFFERENCE EQUATION REPRESENTING THE DISCRETE-TIME INTEGRATOR	34
FIGURE 3-4: ARCHITECTURE OF THE PROPOSED REAL-TIME RECURSIVE DFT	34

FIGURE 3-5: BASEBAND SIGNAL PROCESSING SECTION IN (A) THE CLASSICAL OFDM RECEIVER (B) THE OFDM RECEIVER WITH AN ANALOGUE FFT OR FIR DFT OR GOERTZEL DFT (C) THE OFDM RECEIVER WITH THE PROPOSED DFT	37
FIGURE 4-1: TYPICAL SNDR VERSUS INPUT MAGNITUDE CURVE [41]	40
FIGURE 4-2: PAPR CCDFs OF TWO OFDM SIGNALS WITH WIFI AND WIMAX STANDARDS [1]	42
FIGURE 4-3: THE BLOCK DIAGRAM OF THE BASEBAND SIGNAL PROCESSING PART OF (A) THE CLASSICAL OFDM RECEIVER (B) THE PROPOSED OFDM RECEIVER	43
FIGURE 4-4: ANALOGUE DFT DYNAMIC RANGE DERIVATION	43
FIGURE 4-5: BLOCK DIAGRAM OF THE ANALOGUE MULTIPLIER	44
FIGURE 4-6: CURVES OF THE MULTIPLIER BEHAVIOURAL MODEL.....	45
FIGURE 4-7: SWITCHED-CAPACITOR INTEGRATOR [78]	47
FIGURE 4-8: BEHAVIOURAL MODEL OF THE SWITCHED-CAPACITOR INTEGRATOR IN SIMULINK	47
FIGURE 4-9: SIGNAL FLOW GRAPH OF A RADIX-2 DIT FFT OF LENGTH 8 [41]	48
FIGURE 4-10: 2-POINT DFT WITH W_{81} OR W_{83} TWIDDLE FACTOR	50
FIGURE 4-11: 2-POINT DFT WITH W_{80} TWIDDLE FACTOR	52
FIGURE 4-12: 2-POINT DFT WITH W_{82} TWIDDLE FACTOR	53
FIGURE 4-13: BEHAVIOURAL MODEL OF THE ANALOGUE FFT PROCESSOR IN SIMULINK.....	54
FIGURE 4-14: 1-POINT DFT WITH PIECEWISE CONTINUOUS COEFFICIENTS	55
FIGURE 4-15: BEHAVIOURAL MODEL OF THE REAL-TIME RECURSIVE DFT PROCESSOR IN SIMULINK	56
FIGURE 4-16: THE INPUT-OUTPUT CHARACTERISTICS OF IDEAL MULTIPLIERS.....	59
FIGURE 4-17: SNDR CURVES FOR DIFFERENT VALUES OF G_{mo}	59
FIGURE 4-18: SNDR CURVES FOR DIFFERENT LINEAR RANGES	60
FIGURE 4-19: SNDR CURVES FOR VARIOUS TRANSCONDUCTANCE ERRORS	61
FIGURE 4-20: SNDR CURVES FOR VARIOUS DC OFFSET MISMATCHES.....	62
FIGURE 4-21: SNDR CURVES FOR VARIOUS OP-AMP GAINS	65
FIGURE 4-22: SNDR CURVES FOR VARIOUS DC OFFSET MISMATCHES.....	66

FIGURE 4-23: YIELD PREDICTION BASED ON THE MONTE CARLO ANALYSIS [82]	67
FIGURE 4-24: MONTE CARLO ANALYSIS RESULTS OF THE REAL-TIME RECURSIVE DFT PROCESSOR.....	71
FIGURE 4-25: MONTE CARLO ANALYSIS RESULTS OF THE RADIX-2 FFT PROCESSOR	72
FIGURE 4-26: THE DYNAMIC RANGE HISTOGRAM OF THE REAL-TIME RECURSIVE DFT PROCESSOR.....	72
FIGURE 4-27: THE DYNAMIC RANGE HISTOGRAM OF THE RADIX-2 FFT PROCESSOR	73
FIGURE 5-1: (A) SWITCHED-CAPACITOR AMPLIFIER (B) TIMING DIAGRAM OF CIRCUIT (A).....	75
FIGURE 5-2: THE BASIC CURRENT MIRROR [80]	76
FIGURE 5-3: THE PASSIVE SWITCHED-CAPACITOR MULTIPLIER	76
FIGURE 5-4: THE SWITCHED-TRANSCONDUCTOR MULTIPLIER.....	77
FIGURE 5-5: THE FLOATING-GATE MULTIPLIER.....	78
FIGURE 5-6: TWO-QUADRANT ANALOGUE MULTIPLIER [96]	81
FIGURE 5-7: BLOCK DIAGRAM OF THE GILBERT CELL	82
FIGURE 5-8: G_m TRANSCONDUCTOR [80].....	83
FIGURE 5-9: GILBERT CELL	86
FIGURE 5-10: INPUT-OUTPUT CHARACTERISTIC OF A DIFFERENTIAL PAIR [80]	89
FIGURE 5-11: DEGENERATED GILBERT CELL WITH DIODE-CONNECTED LOAD.....	91
FIGURE 5-12: DEGENERATED GILBERT CELL WITH CMFB NETWORK.....	93
FIGURE 5-13: TOPOLOGY OF THE COMPLEX MULTIPLIER	94
FIGURE 5-14: TRANSFER CHARACTERISTIC OF THE GILBERT CELL MULTIPLIER SIMULATED IN SPICE	97
FIGURE 5-15: (A) CONTINUOUS-TIME INTEGRATOR (B) DISCRETE-TIME INTEGRATOR (C) TIMING DIAGRAM OF CIRCUIT (B) [80]	98
FIGURE 5-16: (A) PARASITIC-INSENSITIVE INTEGRATOR (B) CIRCUIT OF (A) IN SAMPLING MODE, (C) CIRCUIT OF (A) IN INTEGRATION MODE [80]	99
FIGURE 5-17: TIMING DIAGRAM OF THE PARASITIC-INSENSITIVE INTEGRATOR	100
FIGURE 5-18: EQUIVALENT CIRCUIT OF THE PARASITIC-INSENSITIVE INTEGRATOR IN INTEGRATION MODE	103
FIGURE 5-19: DIFFERENTIAL AMPLIFIER WITH SINGLE-ENDED OUTPUT [80].....	105
FIGURE 5-20: SLEWING IN THE OP-AMP [80]	105

FIGURE 5-21: PARASITIC-INSENSITIVE INTEGRATOR WITH RESET SWITCHES	108
FIGURE 5-22: OUTPUT OF A DIFFERENTIAL PARASITIC-INSENSITIVE INTEGRATOR SIMULATED IN SPICE.....	110
FIGURE 5-23: THE SNDR CURVES OF REAL-TIME RECURSIVE DFT PROCESSORS WITH IDEAL DEVICES.....	111
FIGURE 5-24: SNDR CURVES OF REAL-TIME RECURSIVE DFT PROCESSORS IN THE PRESENCE OF DEVICE MISMATCH	112
FIGURE 5-25: SNDR CURVES OF REAL-TIME RECURSIVE DFT PROCESSORS WITH DIFFERENT TRANSFORM LENGTHS.....	113
FIGURE 5-26: STEPS IN THE INTEGRATED CIRCUIT DESIGN FLOW [115].....	114
FIGURE 6-1: EQUAL DRAWN AREA DEVICES (A) SHORT CHANNEL (B) NARROW CHANNEL	119
FIGURE 6-2: MODELING V_{TH} VARIATIONS USING A DC VOLTAGE SOURCE IN SERIES WITH THE MOS GATE TERMINAL	123
FIGURE 6-3: MISMATCH ANALYSIS RESULTS OF THE REAL-TIME RECURSIVE DFT PROCESSOR OF LENGTH 8.....	124
FIGURE 6-4: DYNAMIC RANGE HISTOGRAM OF THE 8-POINT DFT PROCESSOR FOR BPSK MODULATED SIGNAL	125
FIGURE 6-5: DYNAMIC RANGE HISTOGRAM OF THE 16-POINT DFT PROCESSOR FOR BPSK MODULATED SIGNAL	126
FIGURE 6-6: DYNAMIC RANGE HISTOGRAM OF THE 8-POINT DFT PROCESSOR FOR QPSK MODULATED SIGNAL	126
FIGURE 6-7: THE SNDR CURVES OF 8-POINT RECURSIVE DFT PROCESSORS WITH IDEAL DEVICES.....	129
FIGURE 6-8: THE SNDR CURVES OF 8-POINT RECURSIVE DFT PROCESSORS	130
FIGURE 6-9: OFFSET CANCELLATION BY AN AUXILIARY TRANSCONDUCTANCE IN A NEGATIVE FEEDBACK LOOP [80]	131
FIGURE 6-10: PERFORMANCE COMPARISON OF A 4-POINT ANALOGUE DFT IMPLEMENTED ON A FPAA [93].....	133

LIST OF ABBREVIATIONS

1G	First Generation
2G	Second Generation
3G	Third Generation
4G	Fourth Generation
ACI	Adjacent Channel Interference
ADC	Analogue to Digital Converter
AGC	Automatic Gain Control
AWGN	Additive White Gaussian Noise
BER	Bit Error Ratio
BJT	Bipolar Junction Transistor
BPSK	Binary Phase-Shift Keying
BSIM	Berkeley Short-Channel IGFET Model
CCDF	Complementary Cumulative Distribution Function
CLT	Central Limit Theorem
CM	Common Mode
CMFB	Common Mode Feedback
CMOS	Complementary Metal-Oxide Semiconductor
CP	Cyclic Prefix

DAC	Digital to Analogue Converter
dB	decibel
DC	Direct Current
DFT	Discrete Fourier Transform
DIF	Decimation In Frequency
DIT	Decimation In Time
DSP	Digital Signal Processor
EVM	Error Vector Magnitude
FDM	Frequency Division Multiplexing
FEC	Forward Error Correction
FFT	Fast Fourier Transform
FIR	Finite Impulse Response
FPGA	Field Programmable Analogue Array
ICI	Intercarrier Interference
IDFT	Inverse Discrete Fourier Transform
IEEE	Institute of Electrical and Electronics Engineers
IF	Intermediate Frequency
IFFT	Inverse Fast Fourier Transform
iid	independent and identically distributed
IP₂	Second Intercept Point

ISI	Intersymbol Interference
KCL	Kirchhoff's Current Law
KVL	Kirchhoff's Voltage Law
LDPC	Low-Density Parity-Check
LLN	Law of Large Numbers
LMS	Least Mean Square
LPF	Low Pass Filter
LSB	Least Significant Bit
LTE	Long Term Evolution
MMSE	Minimum Mean Square Error
NMOS	N-channel Metal-Oxide Semiconductor
OFDM	Orthogonal Frequency-Division Multiplexing
OFDMA	Orthogonal Frequency Division Multiple Access
Op-amp	Operational amplifier
PAPR	Peak to Average Power Ratio
PCM	Pulse Code Modulation
PDF	Probability Density Function
PDK	Process Design Kit
PHY	Physical layer
PMOS	P-channel Metal-Oxide Semiconductor

QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase-Shift Keying
RF	Radio Frequency
RMS	Root Mean Square
SC	Switched Capacitor
SDR	Software Defined Radio
SNDR	Signal to Noise and Distortion Ratio
SNR	Signal to Noise Ratio
SOFDMA	Scalable Orthogonal Frequency Division Multiple Access
SPICE	Simulation Program with Integrated Circuit Emphasis
SR	Slew Rate
TPC	Turbo Product Code
UWB	Ultra-Wideband
VLSI	Very Large Scale Integration
VoIP	Voice over Internet Protocol
WiFi	Wireless Fidelity
WiMAX	Worldwide Interoperability for Microwave Access
WLAN	Wireless Local Area Network
WMAN	Wireless Metropolitan Area Network

Chapter 1

INTRODUCTION

In this chapter, a historical perspective on the development of communication systems is provided. The gaps in the previous research are discussed in the statement of the problem. Objectives and significance of the study are explained to clarify how this work will contribute to knowledge. Finally, an outline of the thesis structure is provided.

1.1 Evolution of Communication Systems

The proposal to use electricity in communication is dated back to the late 18th century. In 1795, Francisco Salvá Campillo proposed an electrical telegraph as an alternative to optical ones [2]. In 1809, an electrochemical telegraph was designed by Samuel Thomas von Sömmerring [3]. The first electrical telegraph was built by Francis Ronalds in 1816 [4]. The costs of using one wire for each letter of the alphabet in early designs of telegraph were prohibitive. Therefore, in 1835, Pavel L'vovitch Shilling reduced the number of wires by developing the first binary code for the telegraph [5]. In 1838, Samuel Morse and Alfred Vail invented a single-wire telegraph and the Morse code. The Morse/Vail telegraph became the forerunner of digital communication [6].

The idea of speaking telegraph was initially proposed by Innocenzo Manzetti in 1844 [7]. Later, in 1854, Charles Bourseul wrote a memorandum on the electrical transmission of speech [8]. In 1871, Antonio Meucci filed a patent caveat for his telephone invention (telettrofono). Meucci filed a patent caveat because he could not afford the \$250 fee necessary to file a patent application [9]. In 1876, Elisha Gray filed a patent caveat for a telephone on the very same day that Alexander Graham Bell filed a patent application for a telephone. After a month, Bell's telephone patent issued and telephone became the forerunner of analogue communication [10-12].

Digital communication remained attractive owing to the contributions of Guglielmo Marconi and Karl Ferdinand Braun to the invention of wireless telegraphy in 1896 [13, 14]. In 1906, Reginald Fessenden invented the heterodyne transceiver which used the Amplitude Modulation (AM) to transmit an audio signal via a radio carrier wave [15]. In 1912, the significant role of Marconi's wireless telegraphy in rescuing the survivors of Titanic proved its vital importance for marine communication [16]. In 1918, Edwin H. Armstrong invented the superheterodyne receiver which converted the frequency of received signal to a fixed Intermediate Frequency (IF). Comparing to the heterodyne receiver, the superheterodyne receiver provided better selectivity and sensitivity. Later, in 1933, Armstrong demonstrated the Frequency Modulation (FM) which provided better sound quality and fidelity than AM [17].

In 1937, Alec Harley Reeves invented the Pulse Code Modulation (PCM) to enhance the noise immunity of audio transmission over long distances [18]. In fact, Reeves invented the first all-electronic Analogue to Digital Converters (ADC) and Digital to Analogue Converter (DAC) [19]. Another landmark of 1937 was Claude Shannon's master's thesis. Shannon proved that Boolean algebra could optimise the design of electromechanical relays in telephone routing switches. Shannon's work on the electrical implementation of Boolean functions became the foundation of digital circuit design [20]. In 1948, Shannon laid the theoretical foundations of digital communications in his paper "A Mathematical Theory of Communication" [21].

In 1947, Walter H. Brattain, John Bardeen, and William Shockley invented the transistor at Bell Laboratories [22]. In 1958, Jack Kilby realized the first germanium Integrated Circuit (IC) [23]. Few months later, Robert Noyce produced the first silicon IC [24]. These landmark innovations changed the nature of the communication systems in the second half of the 20th century [6].

In 1965, James Cooley and John Tukey developed the Fast Fourier transform (FFT) algorithm for efficient computation of the Discrete Fourier Transform (DFT) [25]. In 1966, Robert W. Chang invented the Orthogonal Frequency Division Multiplexing (OFDM) for simultaneous transmission of data on multiple channels [26, 27]. In 1971, Weinstein and Ebert suggested to use the FFT for realization of OFDM modulator and demodulator [28].

In 1973, the first handheld mobile cell phone was invented by Martin Cooper (Figure 1.1) and his fellow teammates at Motorola [29]. 10 years after Cooper's invention, the first-generation of mobile communication (1G) systems was launched. 1G was based on analogue communication [30]. The first commercially available mobile phone (DynaTAC 8000x) resembled a brick in terms of size and weight. Besides, its battery only lasted 30 minutes after 10 hours of recharge [31].

The second-generation of mobile communication (2G) systems emerged in 1991. 2G was based on digital communication. While 1G systems had no security, 2G systems provided security by encrypting the digital signals. Moreover, 2G digital systems made error detection and error correction possible by encoding and decoding. Since error correction minimises the effect of interference, 2G systems achieved better communication quality than 1G systems. Furthermore, comparing to 1G systems, 2G systems provided higher spectrum efficiency by compressing the digital data. Additionally, 2G systems applied multiple access techniques which allow multiple users to share the frequency band. Thereby, 2G systems achieved higher capacity than 1G systems. Comparing to 1G analogue systems, 2G digital systems had longer battery life and cheaper equipment. These advantages led to the prevalence of the digital communication standards [30].



Figure 1-1: Martin Cooper holds the DynaTAC 8000x phone and his current mobile phone during the Prince of Asturias Awards ceremony in 2009 [32].

The proliferation of mobile phone users led to the growing demand for mobile internet access. In response to this demand, the third-generation of mobile communication (3G) systems emerged in 2001. 3G systems use packet switching for data transmission and circuit switching for voice calls [17, 30].

3G systems can not satisfy the growing demand for streaming media. Hence, the fourth-generation of mobile communication (4G) systems emerged in 2011. 4G systems provide higher data rate than the existing 3G systems. Moreover, 4G networks use packet switching with Internet Protocol (IP) for data and voice transmission. The circuit switching in 3G networks is replaced by the Voice over Internet Protocol (VoIP) in 4G networks. Worldwide Interoperability for Microwave Access (WiMAX) and Long Term Evolution (LTE) are the two competing technologies for 4G systems [17, 30].

Table 1-1 shows the landmark innovations in the history of analogue and digital communication systems. The earliest form of electronic communication system (telegraph) was digital. However, digital signals could not convey the continuous waves of speech. Conversion from digital to analogue made the speech communication possible. For more than a century (1876-1991), analogue communication systems had been used to transmit audio signals. Laying the theoretical and practical foundations of modern digital communications took more than 50 years (1937-1991). Comparing to analogue systems, modern digital communication systems provide higher security, better communication quality, higher spectrum efficiency, and higher capacity.

Table 1-1: Evolution of Communication Systems

Year	Innovation
1838	Telegraph
1876	Telephone
1896	Wireless telegraphy
1906	Heterodyne transceiver, AM broadcasting
1918	Superheterodyne receiver
1933	FM broadcasting
1937	PCM
1937	Electrical implementation of Boolean functions
1947	Transistor
1948	Mathematical Theory of Communication
1958	Integrated Circuit
1965	FFT algorithm
1966	OFDM
1983	1G
1991	2G
2001	3G
2011	4G
Digital	Analogue
Foundation of modern Digital systems	
Foundation of modern Analogue and Digital systems	

1.2 Statement of the Problem

The previous section revealed that a new generation of mobile communication standard has emerged approximately every 10 years. Upgrading the technology of mobile networks in all areas takes few years. Hence, mobile phones should support the previous communication standards as well as the latest standards. Moreover, since WiFi [33] provides higher data rate than WiMAX [34], in areas where both WiFi and WiMAX are available (e.g. university campus, office, home, hotel) it is preferable to use WiFi [17].

The initial approach to realise a multi-standard mobile phone was to use multiple transceivers (Figure 1.2(a)) in parallel. However, as the number of communication standards increases, size and cost of the mobile handset increases [35, 36]. To resolve this issue, Joseph Mitola proposed the concept of Software Defined Radio (SDR) according to which a single transceiver can support multiple communication standards if it is reconfigurable by software [37]. Mitola suggested that the SDR can be achieved by replacing the analogue signal processing stages of the transceiver (i.e. analogue front-end) with a Digital Signal Processor (DSP) (Figure 1.2(b)) [37]. Moving the ADC and the DSP closer to the antenna means that the signal should be sampled and processed at the Radio Frequency (RF). Frequency bands that are allocated to the mobile communication standards and WiFi are between 800 MHz to 5.5 GHz. To digitize any signal from 800 MHz to 5.5 GHz, a 12 bit, 11 GS/s ADC is required. Such a demanding ADC is unrealizable with the current technology [38]. Also, since the progress of ADC dynamic range and conversion speed are slower than the Moore's law, the required ADC will remain infeasible in the foreseeable future [39]. Even if a 12 bit, 11 GS/s ADC were feasible, its power dissipation would be hundreds of watts [38]. Moreover, in the SDR receiver, the digital front-end performs the downconversion. The digital mixer requires four real multiplications per complex signal sample. Considering the sample rate of 11 GS/s, the DSP must perform 44 billion multiplications per second. Considering the power dissipation of the digital mixer, implementation of the downconversion on the DSP is not sensible [40]. Hence, the SDR that was envisaged by Mitola has remained elusive [38].




Figure 1-2: Analogue and Digital signal processing sections in (a) the classical OFDM receiver (b) the Software Defined Radio receiver (c) the OFDM receiver with an analogue FFT

Demanding ADC is also a serious impediment to the Ultra-Wideband (UWB) OFDM wireless transceivers [41]. In an effort to relax the ADC requirements in the UWB OFDM transceivers, an analogue FFT processor was proposed (Figure 1.2(c)) [41]. Transferring the FFT processor from the digital back-end to the analogue front-end reduces the bit depth requirement of the ADC. Thereby, the power consumption of the ADC reduces. Moreover, the analogue FFT processor consumes significantly less power than the digital FFT [41]. However, the analogue FFT processor is not reconfigurable because it is hardwired. Hence, the analogue FFT processor is not suitable for multi-standard transceivers.

1.3 Dissertation Objectives

After reviewing the requirements of the modern mobile handheld devices and impediments to realization of the SDR, it is clear that an alternative architecture for multi-standard transceivers must be explored. For OFDM-based transceivers, the analogue FFT processor is an attractive alternative to the power hungry digital FFT processor. Multiple OFDM-based transceivers can be integrated by a variable-length DFT processor. To consume the power efficiently, the power consumption of the variable-length DFT processor should be scalable with the length of the transform. In this thesis, a power-scalable variable-length analogue DFT processor that meets the specifications of WiFi and WiMAX standards is proposed.

The previous works on the analogue DFT processor merely focused on the circuit design methods and used the conventional architectures that were originally designed for the digital DFT processor or the discrete-time filters. Hence, a novel architecture that is designed based on the characteristics of the analogue signal processing domain is required. The main concern is the arithmetic precision of the analogue DFT processor. Therefore, performance of the proposed system should be analysed at various stages of the design process by statistical modelling of the mismatch.

1.4 Significance of the Research

Digital signal processing or analogue signal processing; that has been the question throughout the history of communication systems. Finding the answer to this question led to the invention of the telephone, the advent of 2G systems, and changing Mitola's paradigm of SDR [38]. A power-scalable variable-length analogue DFT processor can be another breakthrough in transceivers. Sharing the DFT processor between multiple transceivers and implementing it with analogue circuits can significantly reduce the hardware cost.

Moreover, a power-scalable analogue DFT processor can be the most power-efficient DFT processor. Hence, this research may lead to a new generation of mobile phones that are smaller, cheaper, and have longer battery life.

1.5 Thesis Outline

In this chapter, the evolution of communication systems was overviewed. Also, limitations of previous research on the SDR and the analogue FFT processor were discussed. Additionally, objectives and significance of the research were explained.

Chapter 2 provides the background knowledge on the OFDM technology and the OFDM-based standards. State-of-the-art FFT processors are reviewed. Also, a comparison between the analogue and digital signal processing is provided to elaborate the trade-offs in each approach.

In Chapter 3, the proposed architecture for the power-scalable variable-length analogue DFT processor is explained. Advantages and novelty of the proposed architecture are revealed by making comparisons between the proposed architecture and previous Fourier transform architectures.

In Chapter 4, performance requirements of the analogue DFT processor are derived. The behavioural models of the processor building blocks are explained. System simulations based on the behavioural models are performed to determine the design specifications of circuits. Yield prediction based on the Monte Carlo method is discussed. Moreover, performance of the proposed architecture and the FFT architecture are compared together.

Chapter 5 reviews various design approaches for the building blocks of the analogue DFT processor. Circuits that can provide the required flexibility for the power-scalable variable-length DFT processor are selected. Selected circuits are designed in 180 nm CMOS technology. Speed-power-accuracy trade-offs in circuits with ideal devices are discussed.

Chapter 6 reviews the mismatch models available in the open literature. This chapter also explains the design trade-offs that impose limitations on the performance of analogue signal processors. The effect of technology scaling on mismatch is also discussed. The impact of device mismatch on the performance of the circuit is analysed. Results of this analysis are compared with previous work. Finally, techniques that can mitigate the effect of device mismatch are mentioned.

Chapter 7 presents the concluding remarks and the original contributions of this study. This chapter also provides recommendations for future research.

Chapter 2

BACKGROUND STUDY AND LITERATURE REVIEW

In this chapter, the OFDM technology and the OFDM-based standards are overviewed. Also, achievements of the latest studies on the FFT processors are mentioned. A comparison between the analogue and digital circuits is provided. Furthermore, the existing architectures for the analogue Fourier transform processor are explained.

2.1 Fundamentals of OFDM

Orthogonal Frequency-Division Multiplexing (OFDM) and its variants are the predominant technology in the fourth-generation of mobile communication systems (4G). OFDM is an advanced form of the Frequency Division Multiplexing (FDM). FDM is a technique that facilitates the simultaneous transmission of multiple signals on a single medium by dividing the channel bandwidth into multiple subchannels (Figure 2.1). FDM is an effective technique to combat Intersymbol Interference (ISI) and multipath fading in wireless communications. However, since FDM prevents interference between subchannels by means of guard bands, it does not use the channel bandwidth efficiently [42].




Figure 2-1: the spectrum of the FDM signal consisting of nonoverlapping subchannels [43]

In OFDM a broad frequency spectrum is divided into multiple orthogonal narrowband subchannels by the Discrete Fourier Transform (DFT). OFDM modulation and demodulation are performed by the Inverse Discrete Fourier Transform (IDFT) and DFT, respectively. Both DFT and IDFT multiply discrete samples of signal by complex exponentials [1, 44].

$$IDFT: \quad x(n) = \frac{1}{N} \sum_{k=0}^{N-1} X(k) e^{j2\pi \frac{kn}{N}}, \quad n = 0, 1, \dots, N-1 \quad (2.1)$$

$$DFT: \quad X(k) = \sum_{n=0}^{N-1} x(n) e^{-j2\pi \frac{kn}{N}}, \quad k = 0, 1, \dots, N-1 \quad (2.2)$$

In the above equations, $x(n)$ and $X(k)$ represent discrete samples of the modulated and demodulated signals, respectively. Hence, elements of the sequence $\{e^{j2\pi(kn/N)}\}_{k=0}^{N-1}$ are the subcarriers of the $x(n)$. The orthogonality of subcarriers to each other is proven by multiplying both sides of the equation (2.1) by $e^{-j2\pi(mn/N)}$ and summing from $n = 0$ to $n = N-1$ [44].

$$\sum_{n=0}^{N-1} x(n) e^{-j2\pi \frac{mn}{N}} = \sum_{n=0}^{N-1} \frac{1}{N} \sum_{k=0}^{N-1} X(k) e^{j2\pi \frac{(k-m)n}{N}} \quad (2.3)$$

Interchanging the order of summation on the right hand side of the equation (2.3) gives

$$\sum_{n=0}^{N-1} x(n) e^{-j2\pi \frac{mn}{N}} = \sum_{k=0}^{N-1} X(k) \left[\frac{1}{N} \sum_{n=0}^{N-1} e^{j2\pi \frac{(k-m)n}{N}} \right] \quad (2.4)$$

The term inside the bracket is [44]

$$\frac{1}{N} \sum_{n=0}^{N-1} e^{j2\pi \frac{(k-m)n}{N}} = \begin{cases} 1 & k = m \\ 0 & \text{Otherwise} \end{cases} \quad (2.5)$$

Hence, subcarriers are orthogonal to each other. Combining equations (2.4) and (2.5) gives

$$\sum_{n=0}^{N-1} x(n) e^{-j2\pi \frac{mn}{N}} = X(m) \quad (2.6)$$

which is the formula for a DFT. Accordingly, applying DFT on the modulated samples demodulates them.

Elements of the sequence $\{e^{j2\pi(kn/N)}\}_{n=0}^{N-1}$ are samples of the time-limited $e^{j2\pi f_k t}$ which is the k^{th} subcarrier ($f_k = k/T$ and $-T/2 \leq t \leq T/2$). Hence, the Fourier transform of the k^{th} subcarrier is [1]

$$Y(f) = \int_{-T/2}^{T/2} e^{j2\pi f_k t} \cdot e^{-j2\pi f t} dt = \int_{-T/2}^{T/2} e^{-j2\pi(f-f_k)t} dt = \frac{\sin(\pi(f-f_k))}{\pi(f-f_k)} \quad (2.7)$$

Thus, $Y(f) = \text{sinc}(f - f_k)$. Figure 2.2 shows three subcarriers of the OFDM signal. Since subcarriers are orthogonal, zero crossings of each subcarrier falls on the peaks of other subcarriers. Therefore, not only is a guard band between adjacent subcarriers unnecessary, but also the subcarriers can overlap. Thereby, OFDM uses the channel bandwidth efficiently [45].




Figure 2-2: the spectrum of an OFDM signal consisting of three overlapping subcarriers [42]

Figure 2.3 depicts the imaginary part of four subcarriers in the time domain. For a large number of modulated subcarriers ($N \gg 1$) the OFDM symbol appears as Gaussian noise in the time domain [1].




Figure 2-3: summation of the OFDM subcarriers in the time domain [1]

The performance of the wireless communication systems depends on the channel characteristics. Multipath propagation results in phase shifting and fading. Thus, channel estimation is necessary to extract the original signal from the received signal. In order to estimate the channel, deterministic subcarriers called Pilot are added to the OFDM symbol [1].

The channel delay spread in multipath propagation creates Intersymbol Interference (ISI) between successive OFDM symbols (Figure 2.4 (a)). Also, the time-dispersive channel creates Inter-carrier Interference (ICI) which destroys the orthogonality between subcarriers. In order to eliminate the effect of ISI, guard intervals are added to the OFDM symbol (Figure 2.4 (b)). Subcarriers that are transmitted during the guard interval are null. The guard interval should exceed the maximum excess delay of the multipath propagation channel [46]. Since a guard interval is ineffective in cancelling ICI, the Cyclic Prefix (CP) is used instead. CP is the copy of the last part of the OFDM symbol which is prefixed to the OFDM symbol. Thus, the CP preserves the orthogonality between subcarriers by making the OFDM symbol periodic [47]. Figure 2.5 illustrates the OFDM symbol in the frequency domain.




Figure 2-4: effect of the ISI on the OFDM symbol in (a) the absence of the guard interval (b) the presence of the guard interval [1]




Figure 2-5: the OFDM symbol in the frequency domain [45]

In OFDM technology, all the subcarriers of the OFDM symbol are allocated to one user. On the other hand, the Orthogonal Frequency Division Multiple Access (OFDMA) technology assigns the subcarriers of the OFDM symbol to different users (Figure 2.6). Thereby, the channel bandwidth is divided into subchannels and shared between several users. The data-rate of each user can be controlled by varying the number of subcarriers in the allocated subchannel [42].




Figure 2-6: allocation of subcarriers to users in the OFDM and OFDMA technologies [1]

As mentioned earlier, the spectrum of the time-limited OFDM symbol is the sum of frequency shifted sinc functions. Thus, OFDM symbols produce large out-of-band power which leads to the Adjacent Channel Interference (ACI). Hence, a guard band is used to reduce the effect of ACI. Moreover, the out-of-band power is reduced by windowing the OFDM symbol [43]. Figure 2.7 and Figure 2.8 show the effect of windowing in the time domain and the frequency domain, respectively.




Figure 2-7: Windowed OFDM symbol in the time domain [1]




Figure 2-8: Spectrum of the OFDM signal before and after windowing [45]

The frequency-selective channel may severely attenuate some of the subcarriers. Attenuation of the data subcarriers leads to bit errors. Hence, Forward Error Correction (FEC) coding and interleaving are essential in order to spread the coded bits over the bandwidth [45]. FEC codes that are used by most of the OFDM-based standards include Concatenated code, Convolutional code, Block code, Turbo code, Low-Density Parity-Check (LDPC) code, and Reed-Solomon code [43].

After the channel coding, the OFDM transmitter maps the bit stream on the constellation points. Thereby, each symbol is represented by a magnitude and a phase. Symbol mapping is performed based on the Quadrature Amplitude Modulation (QAM), the Binary Phase-Shift Keying (BPSK), or the Quadrature Phase-Shift Keying (QPSK) (Figure 2.9) [1].




Figure 2-9: Symbol mapping based on the QPSK modulation [1]

Figure 2.10 shows the block diagrams of the classical OFDM transmitter and receiver. The Fast Fourier Transform (FFT) and the Inverse Fast Fourier Transform (IFFT) processors are used to compute DFT and IDFT efficiently [1, 43]. In Figure 2.10, DAC and ADC denote the Digital to Analogue Converter and the Analogue to Digital Converter, respectively.




Figure 2-10: block diagrams of the classical OFDM transmitter and receiver [1]

2.2 WiFi and WiMAX Physical Layer Overview

WiFi (IEEE 802.11a/g) and WiMAX (IEEE 802.16e) are the OFDM-based standards that are supported by most 4G mobile handheld devices. Hence, these standards are considered for the purpose of this study. WiFi (Wireless Fidelity) standards are set for Wireless Local Area Networks (WLANs). The difference between 802.11a and 802.11g standards is that the former operates in the 5GHz band while the later operates in the 2.4GHz band [48]. Table 2-1 summarizes the Physical layer (PHY) specifications of the 802.11a and 802.11g standards [33, 49]. WiFi optimizes the data rate and maintains the required Bit Error Rate (BER) by adapting modulation and coding rate to the radio link quality [1]. Accordingly, the maximum data rate of the 802.11a/g is 54Mbits/s which is obtained by using 64-QAM (i.e. 6 bits on each of the data subcarriers) and coding rate of 3/4: $((6 \times 48)/4\mu s) \times 3/4 = 54M/s$.

Table 2-1: IEEE 802.11a/g PHY specifications

Channel bandwidth (MHz)	20
IFFT/FFT size	64
IFFT/FFT clock (MHz)	20
Subcarrier spacing (kHz)	312.5 (20MHz / 64)
Number of data subcarriers	48
Number of pilot subcarriers	4
Number of guard band subcarriers	11 (6 on the left and 5 on the right)
Number of DC subcarriers	1
Total number of subcarriers	64
Modulation	BPSK, QPSK, 16-QAM, 64-QAM
T_{FFT} : Useful symbol duration (μs)	3.2
T_{CP} : Cyclic prefix duration (μs)	0.8 ($T_{\text{FFT}}/4$)
OFDM symbol duration (μs)	4 ($T_{\text{FFT}} + T_{\text{CP}}$)
Channel coding	Convolutional coding rates : 1/2, 2/3, 3/4

WiMAX (Worldwide Interoperability for Microwave Access) standard is set for Wireless Metropolitan Area Networks (WMANs). WiMAX can operate in licensed and unlicensed bands between 2 to 11 GHz. The 802.16e standard uses the Scalable OFDMA (SOFDMA) to support different channel bandwidths. The SOFDMA keeps the carrier spacing constant by scaling the FFT size to the channel bandwidth [50]. The mobile devices that are supported by this standard can travel at tens of kilometres per hour while communicating. Table 2-2 summarizes the PHY specifications of the 802.16e standard [34, 48]. According to these specifications, the maximum data rate of the 802.16e is 75 bits/s.

Table 2-2: IEEE 802.16e PHY specifications

Channel bandwidth (MHz)	1.25	5	10	20
IFFT/FFT size	128	512	1024	2048
IFFT/FFT clock (MHz)	1.4	5.6	11.2	22.4
Number of subchannels	2	8	16	32
Subcarrier spacing (kHz)	10.94	10.94	10.94	10.94
Number of data subcarriers	72	360	720	1440
Number of pilot subcarriers	12	60	120	240
Number of guard band and DC subcarriers	44	92	184	368
Total number of subcarriers	128	512	1024	2048
Modulation	BPSK, QPSK, 16-QAM, 64-QAM			
T_{FFT} : Useful symbol duration (μs)	91.4	91.4	91.4	91.4
T_{CP} : Cyclic prefix duration (μs)	$T_{\text{FFT}}/8$	$T_{\text{FFT}}/8$	$T_{\text{FFT}}/8$	$T_{\text{FFT}}/8$
OFDM symbol duration (μs)	102.8	102.8	102.8	102.8
Channel coding	Convolutional, Optional Convolutional, Turbo, Block Turbo, LDPC			

2.3 State-of-the-Art FFT Processors

The rapid proliferation of wireless communication standards has led to the emergence of multi-standard radios. Since classical transceiver architectures are not suitable for a one-product solution, new architectures should be proposed to fulfil this demand. In view of that, digital designers developed reconfigurable FFT processors to integrate multiple OFDM-based transceivers [51-53]. Transform length and throughput of the reconfigurable FFT processor must vary for each standard. Hence, energy-efficient reconfigurable FFT processors, that scale the power consumption with the transform length and throughput, were proposed [54, 55].

While at least 6-bit resolution is required to represent the Gaussian OFDM signal, 2 bits are sufficient to represent the QPSK symbols after the FFT demodulation. In an effort to ease the conversion burden on the ADC, FFT was applied on the discrete-time samples, prior to the ADC [41]. This approach reduces the bit depth requirement of the ADC, and consequently lowers the ADC power consumption [56]. More importantly, the analogue FFT processor consumes significantly less power than the digital FFT [57-59].

2.4 Comparison of Analogue and Digital signal processing

As mentioned in the previous section, latest studies show that the analogue FFT processor has significantly less power consumption than the digital FFT processor. This section provides an overview on the analogue and digital circuits to elaborate the reasons of computational efficiency in analogue circuits. In each case, the numbers of transistors that are required to implement basic operations of the Fourier transform (i.e. addition and multiplication) are given. Moreover, the compromise that is made by migrating from the digital signal processing domain to the analogue signal processing domain is mentioned.

In digital computation, variables have discrete values (i.e. 0 or 1); thus, each variable represents only one bit of information. Mathematical operations are performed by the Boolean algebraic functions (i.e. AND, OR, NOT, NAND, NOR, XOR, XNOR) [60]. Although digital computation is insensitive to device mismatch, quantization noise and round-off error degrade the accuracy of computation. Since the quantization noise and the round-off error only affect the Least Significant Bits (LSB), the degradation of accuracy is insignificant [61]. Addition of two 8-bit variables in the digital domain requires 240 transistors (i.e. 8 full adders). Also, multiplication of two 8-bit variables requires nearly 3000 transistors [62, 63].

In analogue computation, variables (i.e. current or voltage) have continuous values. Thus, each variable represents many bits of information. Mathematical operations are performed based on the physical characteristics of circuit elements (i.e. transistors, capacitors, resistors, floating gate devices) and Kirchhoff's current and voltage laws (KCL and KVL). Therefore, analogue computation is sensitive to device mismatch. In a cascade of analogue circuits, the computational errors due to mismatches accumulate. According to the KCL, a current-mode analogue adder that computes the sum of several variables can be implemented simply by connecting wires to the same node. Besides, multiplication of two variables by two-quadrant and four-quadrant analogue multipliers requires 3 and 7 transistors, respectively [62, 63].

This comparison leads to the conclusion that computation of the DFT in the analogue domain saves hardware cost and power consumption. However, these advantages are achieved at the expense of precision degradation. The following section explains the existing architectures for the analogue Fourier transform processor.

2.5 Analogue Fourier Transform Architectures

2.5.1 The Direct Form Finite Impulse Response

The DFT of a sequence of length N is [64]

$$X(k) = \sum_{n=0}^{N-1} x(n) W_N^{nk}, \quad k = 0, 1, \dots, N-1 \quad (2.8)$$

where $W_N^{nk} = e^{-j(2\pi kn/N)} = \cos(2\pi kn/N) - j \sin(2\pi kn/N)$. Hence, $X[k]$ can be considered as the discrete convolution of $x[n]$ with the impulse response

$$h(n) = \begin{cases} W_N^{nk} & n = 0, 1, \dots, N-1 \\ 0 & \text{otherwise} \end{cases} \quad (2.9)$$

Therefore, the direct form Finite Impulse Response (FIR) architecture (Figure 2.11) can be used to implement the DFT. In this structure, the tapped delay line is made by z^{-1} blocks. At each tap, signal is weighted by the impulse response value. DFT processors that were implemented by using this architecture are available in [65, 66].




Figure 2-11: direct form realization of an FIR system [44]

Since $x(n)$ is a complex number, expanding the complex multiplication $x(n)W_N^{nk}$ in equation (2.8) gives

$$X_{Re}(k) = \sum_{n=0}^{N-1} x_{Re}(n) \cos\left(\frac{2\pi kn}{N}\right) + x_{Im}(n) \sin\left(\frac{2\pi kn}{N}\right), \quad k = 0, 1, \dots, N-1 \quad (2.10a)$$

$$X_{Im}(k) = \sum_{n=0}^{N-1} x_{Im}(n) \cos\left(\frac{2\pi kn}{N}\right) - x_{Re}(n) \sin\left(\frac{2\pi kn}{N}\right), \quad k = 0, 1, \dots, N-1 \quad (2.10b)$$

Therefore, each complex multiplication $x(n)W_N^{nk}$ requires four real multiplications. Thus, the direct computation of $X(k)$ requires $4N$ multiplications. Since $X(k)$ must be computed for different values of k , the FIR architecture requires $4N^2$ multipliers [44]. Accordingly, for large values of N , the area and power consumption of the FIR architecture are prohibitively large. Moreover, since mismatches in the multiplier circuits lead to erroneous calculations, the computational error in the FIR architecture has a quadratic growth.

By using the current-mode multipliers, additions can be implemented simply by connecting the outputs of two multipliers to the same node (KCL). Thus, additions do not consume area or power. More importantly, additions do not contribute to the computational error. However, since the outputs of $2N - 1$ multipliers are connected together, the connection capacitance increases by increasing N . Hence, as N increases, the speed of processing decreases.

2.5.2 The Fast Fourier Transform

The FFT algorithms improve the computational efficiency of the DFT by exploiting the properties of W_N^{nk} [67]

$$W_N^{r+N/2} = -W_N^r \quad (\text{symmetry}) \quad (2.11a)$$

$$W_N^{k(N-n)} = W_N^{n(N-k)} = W_N^{-kn} \quad (\text{symmetry}) \quad (2.11b)$$

$$W_N^{k(n+N)} = W_N^{n(k+N)} = W_N^{kn} \quad (\text{periodicity}) \quad (2.11c)$$

Moreover, for certain values of the product nk , W_N^{nk} is simplified (i.e. $W_N^0 = 1$ and $W_N^{N/4} = -j$). The most commonly used FFT algorithm is the Cooley-Tukey algorithm which recursively breaks down the DFT into smaller DFTs [25]. Decimation-In-Time (DIT), Decimation-In-Frequency (DIF), Mixed-Radix, and Split-Radix are some of the variants of the Cooley-Tukey algorithm. The signal flow graph of an 8-point DIT FFT is shown in Figure 2.12. The Radix-2 FFT of length 8 is obtained by decomposing the 8-point DFT into 2-point DFTs. Figure 2.13 depicts the signal flow graph of the 2-point DFT [44, 67, 68].




Figure 2-12: signal flow graph of a Radix-2 DIT FFT of length 8 [44]




Figure 2-13: signal flow graph of the 2-point DFT [44]

A Radix-2 (DIT or DIF) FFT computes the DFT with $(N/2) \log_2 N - (N - 1)$ **complex** multiplications. Thus, the number of analogue multipliers that are required to implement a Radix-2 FFT is [41]

$$M = 4N + 16 \sum_{k=2}^{\log_2 N} \frac{N}{2^k} + 12 \sum_{k=3}^{\log_2 N} \frac{N}{4} \quad (2.12)$$

Bandwidth of the FFT architecture with S stages is approximated by [69]

$$BW_{FFT} = BW_{DFT} \sqrt[2L]{2^{1/S} - 1} \quad (2.13)$$

where BW_{DFT} is the bandwidth of the DFT circuit that is used as the building block of the FFT architecture, and L is the order of the equivalent Low Pass Filter (LPF). The number of stages should be reduced to increase the bandwidth. The number of stages is obtained from [67]

$$S = \log_R N \quad (2.14)$$

where R denotes the radix size. Accordingly, S is reduced by using higher radix. A higher radix also reduces the number of multipliers. Thereby, the computational error, together with the area and the power consumption are reduced. On the other hand, since $X(k)$ s are not computed independently, computational errors propagate in the FFT lattice and affect all the results. The state-of-the-art analogue Fourier transform processors are based on the FFT architecture [70-73].

2.6 Summary

This chapter has presented background knowledge on the OFDM technology and the OFDM-based standards. Literature survey was also provided to identify the gaps in the previous researches. The computational efficiency, the resource costs, and the computational accuracy of the existing analogue Fourier transform architectures are compared together. This comparison leads to the conclusion that the FFT algorithms (i.e. DIT, DIF, etc.) are optimal for sampled signal.

Migrating from the digital signal processing domain to the analogue signal processing domain should not be performed by simply implementing the same architecture with analogue circuits. Accordingly, a novel architecture that is designed based on the characteristics of the analogue signal processing domain is presented in the next chapter.

Chapter 3

REAL-TIME RECURSIVE DFT

ARCHITECTURE

The existing architectures for the analogue Fourier transform processor were explained in the previous chapter. In this chapter, the proposed architecture for the power-scalable variable-length analogue DFT processor is explained. The proposed architecture is compared with a similar DFT architecture that was designed for digital signal processing. Moreover, the computational efficiency, the resource costs, and the computational accuracy of the proposed architecture and the previous architectures are compared together.

3.1 Real-Time Recursive DFT for Digital Signal

The Goertzel algorithm [74] is a recursive DFT algorithm which was proposed for digital signal processing. Consider the DFT of a sequence of length N [64]

$$X(k) = \sum_{n=0}^{N-1} x(n) W_N^{nk}, \quad k = 0, 1, \dots, N-1 \quad (3.1)$$

where $W_N^{nk} = e^{-j(2\pi kn/N)}$.

The recursive algorithm proposed by Goertzel is achieved by using the periodicity of the W_N^{nk} , namely [44]

$$W_N^{-kN} = e^{j(2\pi/N)Nk} = e^{j2\pi k} = 1 \quad (3.2)$$

Hence, multiplying the right side of equation (3.1) by W_N^{-kN} does not affect the result. Accordingly [44],

$$X(k) = W_N^{-kN} \sum_{r=0}^{N-1} x(r) W_N^{kr} = \sum_{r=0}^{N-1} x(r) W_N^{-k(N-r)} \quad (3.3)$$

Considering $X(k)$ as the response of a discrete-time system when $n = N$, equation (3.3) can be written in the time domain. Accordingly [44],

$$y(n) = \sum_{r=-\infty}^{\infty} x(r) W_N^{-k(n-r)} u(n-r) \quad (3.4)$$

where $x(r) = 0$ for $r < 0$ and $r \geq N$. Equation (3.4) can be interpreted as a discrete convolution of $x(n)$ and $W_N^{-kN}u(n)$. Therefore, $y(n)$ is the response of a system with impulse response $W_N^{-kN}u(n)$ to $x(n)$. Hence, the transfer function of the Goertzel DFT is [44]

$$H(z) = \frac{1}{1 - W_N^{-k}z^{-1}} \quad (3.5)$$

The signal flow graph of the Goertzel DFT is shown in Figure 3.1.




Figure 3-1: signal flow graph of the Goertzel DFT [44]

Since $x(n)$ and W_N^{-k} are both complex, the multiplier and the adder in Figure 3.1 represent 4 real multiplications and 4 real additions. Thus, $4N$ multiplications and $4N$ additions are required to compute $X(k)$ for a particular value of k (Figure 3.2).




Figure 3-2: signal flow graph of the Goertzel DFT with real multipliers

3.2 Real-Time Recursive DFT for Analogue Signal

The previous section explained the real-time recursive DFT architecture which was designed for digital signal processing. In this section, the proposed real-time recursive DFT architecture which is designed for analogue signal processing is explained. In equation (3.1), consider $a(n) = x(n)W_N^{nk}$. Expanding $a(n)$ gives

$$a_{Re}(n) = x_{Re}(n) \cos\left(\frac{2\pi kn}{N}\right) + x_{Im}(n) \sin\left(\frac{2\pi kn}{N}\right) \quad (3.6a)$$

$$a_{Im}(n) = x_{Im}(n) \cos\left(\frac{2\pi kn}{N}\right) - x_{Re}(n) \sin\left(\frac{2\pi kn}{N}\right) \quad (3.6b)$$

Accordingly, $X(k)$ is computed by multiplying samples of $x(t)$ by samples of $e^{-j(2\pi ft)} = \cos(2\pi ft) - j \sin(2\pi ft)$, where $f = k/N$. Replacing the discrete samples with piecewise continuous signals gives

$$a_{Re}(t) = x_{Re}(t) \cos\left(\frac{2\pi kt}{N}\right) + x_{Im}(t) \sin\left(\frac{2\pi kt}{N}\right) \quad (3.7a)$$

$$a_{Im}(t) = x_{Im}(t) \cos\left(\frac{2\pi kt}{N}\right) - x_{Re}(t) \sin\left(\frac{2\pi kt}{N}\right) \quad (3.7b)$$

$$\text{for } \frac{nT}{N} \leq t < \frac{(n+1)T}{N} \quad n = 0, 1, \dots, N-1$$

where T is the duration of N samples. Thereby, $x(t)$ is piecewise weighted by the DFT coefficients. Hence, multiplications are performed without sampling.

In equation (3.1), $x(n)$ is in the time-domain and $X(k)$ is in the frequency-domain. Since DFT architecture is a discrete-time system, $X(k)$ is the response of the system when $n = N - 1$. Considering $X(k) = y(N - 1)$, equation (3.1) can be written in the time domain.

$$y(N - 1) = \sum_{n=0}^{N-1} a(n) \quad (3.8)$$

where $a(n) = x(n)W_N^{nk}$. The above equation describes a discrete-time integrator. To obtain the difference equation of the integrator, equation (3.8) can be rewritten as

$$y(N - 1) = a(N - 1) + \sum_{n=0}^{N-2} a(n) \quad (3.9)$$

Also,

$$y(N - 2) = \sum_{n=0}^{N-2} a(n) \quad (3.10)$$

Combining equations (3.9) and (3.10) gives

$$y(N - 1) = a(N - 1) + y(N - 2) \quad (3.11)$$

The z-transform of the above difference equation is

$$z^{-1}Y(z) = z^{-1}A(z) + z^{-2}Y(z) \quad (3.12)$$

Accordingly, the transfer function of the discrete-time integrator is given by

$$H(z) = \frac{Y(z)}{A(z)} = \frac{1}{1 - z^{-1}} \quad (3.13)$$

The block diagram representation of the integrator based on equation (3.13) is shown in Figure 3.3. The proposed real-time recursive DFT architecture is depicted in Figure 3.4. The piecewise Sine and Cosine waves can be generated by the Digital to Analogue Converter (DAC).




Figure 3-3: block diagram of a recursive difference equation representing the discrete-time integrator




Figure 3-4: architecture of the proposed real-time recursive DFT

3.3 Advantages of the Proposed Architecture

The analogue Fourier transform architectures that are available in the literature (FIR DFT and FFT) were explained in the previous chapter. This section provides a comparison between the previous analogue Fourier transform architectures and the proposed analogue DFT architecture. Also, the advantage of the proposed DFT architecture over the previous real-time recursive DFT architecture (Goertzel DFT) is discussed. Table 3-1 shows the computational efficiency and the resource costs of the aforementioned DFT architectures.

Table 3-1: computational efficiency and resource costs of different DFT architectures

Architecture	Number of Multipliers	Number of Multiplications
FIR DFT	$4N^2$	$4N^2$
Radix-2 FFT	$4N + 16 \sum_{k=2}^{\log_2 N} \frac{N}{2^k} + 12 \sum_{k=3}^{\log_2 N} \frac{N}{4}$	$4N + 16 \sum_{k=2}^{\log_2 N} \frac{N}{2^k} + 12 \sum_{k=3}^{\log_2 N} \frac{N}{4}$
Goertzel DFT	$4N$	$4N^2$
Proposed DFT	$4N$	$4N^2$

In the FIR DFT and FFT architectures, the number of multiplications and the number of multipliers are equal while in the real-time recursive DFT architectures each multiplier performs N multiplications. The Goertzel DFT and the proposed DFT require $4N^2$ multiplications to compute $X(k)$ for different values of k . These multiplications are performed by $4N$ multipliers.

Serial-to-parallel conversion in FIR DFT and FFT architectures relaxes the bandwidth requirement of multipliers. Hence, in the FIR DFT and FFT architectures, frequency of multipliers is $f_M = f_{in}/N$, where f_{in} is the frequency of input signal. On the other hand, the frequency of multipliers in the proposed architecture is f_{in} .

The total power consumption of multipliers is $P_T = MP_M$, where M is the number of multipliers, and P_M is the power consumption of each multiplier. Also, $P_M \propto f_M$. Hence, the FIR DFT and the real-time recursive DFT both have $P_T \propto 4Nf_{in}$. Thus, reduction of the number of multipliers does not reduce the power dissipation.

Since analogue multipliers are hardwired, they are biased whether they are in use or not. Accordingly, in the FIR DFT and FFT architectures, the power consumption is not scalable with the transform length. However, since the proposed architecture performs multiplications serially, its power consumption is scalable with the transform length.

Unlike the previous architectures, the proposed architecture does not require additional multipliers to compute the DFT of a longer sequence. Hence, the proposed architecture is especially suitable for variable-length DFT processors.

While the computational errors propagate in the FFT lattice (Figure 2.12) and affect all results, the proposed architecture (Figure 3.4) avoids the propagation of computational errors by computing DFTs independently.

In the classical OFDM receiver, a signal is sampled before digitization. Based on the Nyquist theorem the sampling frequency must be at least twice the signal frequency. Thus, signal must be decimated before processing by the digital FFT (Figure 3.5(a)) [1]. The FIR DFT, the analogue FFT, and the Goertzel DFT require a sampled signal. Thus, all these architectures need an analogue decimation filter ahead of them (Figure 3.5(b)). The simplest realization of an analogue decimation filter is a D -tap FIR filter which loads D successive samples into D capacitors, and then sum their charges [75]. In the proposed DFT architecture, multiplications are performed before sampling. Hence, by using the proposed real-time recursive DFT processor, the analogue decimation filter is eliminated (Figure 3.5(c)).




Figure 3-5: baseband signal processing section in (a) the classical OFDM receiver (b) the OFDM receiver with an analogue FFT or FIR DFT or Goertzel DFT (c) the OFDM receiver with the proposed DFT

3.4 Summary

In this chapter, the design techniques that are applied to make the proposed architecture reconfigurable and suitable for the multi-standard OFDM transceivers were discussed. The optimal architecture for the analogue DFT is achieved by keeping the signal continuous as long as possible. To this end, the DFT coefficients are formed into piecewise continuous signals. Thereby, the transform length can be changed by changing the coefficient signals. Instead of dedicating multipliers to individual samples of the signal, multipliers perform N multiplications serially. Also, the power consumption of the proposed architecture is scalable with the transform length. Moreover, the proposed DFT architecture does not require an analogue decimation filter. Performance of the proposed DFT architecture is analysed in the next chapter.

Chapter 4

SYSTEM PERFORMANCE ANALYSIS

In this chapter, the performance metrics and the behavioural models for the Fourier Transform processor are defined. The performance requirements of the Analogue DFT processor are derived. The behavioural model is used to make the system simulations for the real-time recursive DFT processor and the analogue FFT processor. Finally, the performance of the simulated systems is analysed by applying the Monte Carlo method.

4.1 Performance Metrics for DFT Processor

In digital communication systems, the Error Vector Magnitude (EVM) is a measure that is used to quantify the performance. By definition, EVM is the Root Mean Square (RMS) of the difference between the ideal symbols and the demodulated symbols [1].

$$EVM = \sqrt{\frac{\frac{1}{N} \sum_{k=0}^{N-1} [(I_{out}(k) - I_{ideal}(k))^2 + (Q_{out}(k) - Q_{ideal}(k))^2]}{\frac{1}{N} \sum_{k=0}^{N-1} [I_{ideal}(k)^2 + Q_{ideal}(k)^2]}} \quad (4.1)$$

where $I(k)$ and $Q(k)$ are the In-phase and Quadrature components of the k^{th} symbol. Hence, EVM is the square root of the noise and distortion power to the signal power ratio; which is the inverse of the Signal to Noise and Distortion Ratio (SNDR).

$$EVM = \sqrt{\frac{\text{Noise} + \text{Distortion Power}}{\text{Signal Power}}} = \frac{1}{\sqrt{SNDR}} \quad (4.2)$$

Thereby

$$SNDR = \frac{1}{EVM^2} \quad (4.3)$$

which in decibels is

$$SNDR_{dB} = 10 \log_{10} \left(\frac{1}{EVM^2} \right) = 20 \log_{10} \left(\frac{1}{EVM} \right) \quad (4.4)$$

Thus

$$SNDR = 20 \log_{10} \sqrt{\frac{\frac{1}{N} \sum_{k=0}^{N-1} [I_{ideal}(k)^2 + Q_{ideal}(k)^2]}{\frac{1}{N} \sum_{k=0}^{N-1} [(I_{out}(k) - I_{ideal}(k))^2 + (Q_{out}(k) - Q_{ideal}(k))^2]}} \quad (4.5)$$

The performance of the DFT processor must be evaluated at weak and strong signal levels [41]. Therefore, the aim of the simulations is to measure the SNDR as a function of the input signal magnitude. A typical SNDR versus input magnitude curve is shown in Figure 4.1. At weak signal levels, noise and distortion corrupt the SNDR. As the magnitude increases, impact of the noise and distortion on the SNDR decreases. At full scale signal, clipping reduces the SNDR rapidly. Hence, the input magnitude that gives the peak SNDR is the optimal operating point of the circuit. However, the signal is not equalized before entering the DFT processor; thus, it is a mixture of strong and weak sub-channels. Hence, the dynamic range of the circuit is the main performance metric. By definition, dynamic range is the ratio of the maximum input level that the circuit can tolerate to the minimum input level that it can detect. In logarithmic scale, dynamic range is the difference between the maximum and minimum acceptable input levels, which is the width of the SNDR curve at the minimum required SNDR [41].




Figure 4-1: Typical SNDR versus input magnitude curve [41]

4.2 Performance Requirements

Minimum receiver SNDR requirements that guarantee Bit Error Ratio (BER) of 10^{-6} in an Additive White Gaussian Noise (AWGN) channel are given in Table 4-1[33, 34]. Since 64-QAM provides the highest data rate for both WiFi and WiMAX, it is the most sensitive modulation scheme to distortion and noise. Accordingly, 64-QAM has the highest SNDR requirement. The dynamic range of the analogue DFT is determined by considering the minimum required SNDR and the maximum signal level that receiver should tolerate. The OFDM symbol is composed of a large number of modulated subcarriers ($N \gg 1$). Hence, according to the Central Limit Theorem (CLT) the OFDM symbol appears as a Gaussian noise in the time domain.

Table 4-1: Receiver performance requirements for BER = 10^{-6}

Modulation	Coding rate	Receiver SNDR (dB)
BPSK	1/2	3
QPSK	1/2	5
QPSK	3/4	8
16-QAM	1/2	11
16-QAM	3/4	14
64-QAM	1/2	16
64-QAM	2/3	18
64-QAM	3/4	20

Therefore, the Peak to Average Power Ratio (PAPR) of the signal, which is the ratio between the maximum instantaneous power and the mean power, can be very high. If clipping limits the PAPR, the SNDR will be degraded. Due to the statistical nature of the PAPR for OFDM signals, the probability of having a given PAPR is estimated by a Complementary Cumulative Distribution Function (CCDF). Figure 4.2 shows the PAPR CCDF of two OFDM signals with WiFi and WiMAX standards. Both signals are modulated with 64-QAM. Although WiFi and WiMAX have different number of subcarriers (i.e. 64 and 2048 respectively), their CCDFs are quite the same. Accordingly, OFDM symbols have consistent PAPR distribution [1].




Figure 4-2: PAPR CCDFs of two OFDM signals with WiFi and WiMAX standards [1]

The block diagram of the baseband signal processing part of the classical OFDM receiver and the proposed receiver architecture are shown in Figure 4.3. The channel selection filter cannot eliminate the Adjacent Channel Interference (ACI) completely. Thus, when ACI is stronger than the desired signal, ACI makes the most contribution to the received signal amplitude. The Automatic Gain Control (AGC) sets the peak signal level to the full scale level of the next stage. Hence, in the classical architecture, the desired signal might be below the quantization level of the ADC if no safety margin is considered for the dynamic range of the ADC [76]. When DFT processor is placed ahead of the ADC, signal is processed without quantization. However, noise and distortions of the analogue DFT corrupt the desired signal. Hence, a safety margin for the dynamic range of the analogue DFT is required.

Since the analogue front-end stages before the ADC (in the classical OFDM receiver) and the analogue DFT (in the proposed receiver) are the same, dynamic range requirements of the ADC and the analogue DFT are the same. In other words, reducing the dynamic range requirement of the ADC by moving the DFT processor from the digital back-end to the analogue front-end is at the cost of increasing the dynamic range requirement of the DFT processor.




Figure 4-3: The block diagram of the baseband signal processing part of (a) the classical OFDM receiver (b) the proposed OFDM receiver

In the estimation of the dynamic range, the AGC inaccuracy, the residual DC offset, and the thermal noise of the analogue front-end must also be taken in to account [1, 76]. A graphical decomposition of the analogue DFT dynamic range is depicted in Figure 4.4. As the graph indicates, the analogue DFT processor requires a dynamic range between 34dB to 51dB for the different modulation schemes of WiFi and WiMAX.




Figure 4-4: Analogue DFT dynamic range derivation

4.3 Behavioural Modelling

Behavioural system simulation is a top-down approach that is used to evaluate and optimize the performance of the proposed architecture. The behavioural model is based on the functions of the building blocks of the system. Based on the equation 3.1, multipliers and integrators are the main building blocks of the Fourier transform. This section describes the behavioural models of the multiplier and the integrator. This section also explains how the aforementioned models are used to simulate the real-time recursive DFT processor and the FFT processor.

4.3.1 Behavioural Model of the Multiplier

One approach to implement an analogue multiplier is to scale the current of the signal using a variable gain transconductor. Figure 4.5 depicts the block diagram of an analogue multiplier that scales the input signal (voltage V_1) by the variable gain (voltage V_2), and converts the output current to voltage by a transresistor.




Figure 4-5: Block diagram of the analogue multiplier

The behavioural model of the multiplier is defined by parameters that are derived from two functions, $I_{out} = f(V_{in})$ and its derivative $G_m = f'(V_{in})$ (Figure 4.6). The model parameters extracted from the I_{out} versus V_{in} curve are I_{max} (the DC bias current), and $V_{in,os}$ (the input offset voltage). From the G_m versus V_{in} curve, the model parameters are G_{mo} (the small signal transconductance), $G_{m,os}$ (the deviation in the G_{mo} at $V_{in} = 0$), a (the extent of the quasi-linear region), b (swing of the input voltage), A_r (the magnitude of the ripple in quasi-linear region), γ (the slope of the quasi-linear region), and N (the number of ripples in quasi-linear region).




Figure 4-6: Curves of the multiplier behavioural model.
(a) Input-Output characteristic of transconductance (b) the derivative of (a) [77]

Using the aforementioned parameters, the $I_{out} = f(V_{in})$ is defined as [77]

$$I_{out} = \begin{cases} -\frac{A_1 b}{2} - \frac{A_2 a}{2} & V_{in} \leq -b \\ \frac{A_1(a-b)}{2\pi} \sin\left(\pi \frac{V_{in}+a}{a-b}\right) + \frac{A_1 V_{in} - aA_2}{2} & -b < V_{in} \leq -a \\ G_{m0} \left[-1^N \frac{aA_r}{2N\pi} \sin\left(\frac{\pi N V_{in}}{a}\right) + \left(1 + G_{m,os} + \frac{A_r}{2}\right) V_{in} + \frac{\gamma}{2a} V_{in}^2 \right] & -a < V_{in} \leq a \\ \frac{A_3(b-a)}{2\pi} \sin\left(\pi \frac{V_{in}-a}{b-a}\right) + \frac{A_3 V_{in} + aA_2}{2} & a < V_{in} \leq b \\ \frac{A_3 b}{2} + \frac{A_2 a}{2} & V_{in} > b \end{cases} \quad (4.6a)$$

where

$$\begin{aligned}
 A_1 &= G_{mo}(1 + A_r + G_{m,os} - \gamma) \\
 A_2 &= G_{mo}(1 + G_{m,os}) \\
 A_3 &= G_{mo}(1 + A_r + G_{m,os} + \gamma) \\
 b &= \frac{2I_{max} - A_2a}{A_3}
 \end{aligned} \tag{4.6b}$$

As the equation (4.6a) indicates, multiplication occurs in the quasi-linear region ($-a \leq V_{in} \leq a$) where signal is scaled by G_{mo} . Thus, ideally the transconductance curve must be a straight line in the $[-a, a]$ interval. In reality, the nonlinear behaviour of the multiplier deviates the input-output characteristic from a straight line. Hence, the interval $[-a, a]$ is quasi-linear [77].

In Simulink, the transconductance multiplier is modelled by a MATLAB Function block which provides the function of I_{out} (equation 4.6). The MATLAB code of this function is provided in Appendix A.

4.3.2 Behavioural Model of the Integrator

The signal at the output of the multiplier is piecewise continuous. For an N-point DFT, the amplitude of N pieces must be summed together. The discrete-time integrator takes samples of each piece and provides their sum. The z-domain transfer function of the discrete-time integrator is [78]

$$H(z) = g \frac{z^{-1}}{1 - \alpha z^{-1}} \tag{4.7}$$

where g and α are the gain and the leakage of the integrator, respectively. This transfer function can be realized by the Switched-Capacitor (SC) integrator (Figure 4.7) [78]. C_S is the sampling capacitor and C_I is the integrating capacitor. The timing diagram of the switches is provided in chapter 5.




Figure 4-7: Switched-Capacitor integrator [78]

The transfer function of the SC integrator is modelled in Simulink (Figure 4.8). Integrator provides the result of the N -point DFT after $N f_s / f_{in}$ iterations (f_{in} is frequency of the input signal, and f_s is sampling frequency of the delay block). Thus, integrator should reset to zero after $N f_s / f_{in}$ iterations. To adjust the reset time, the delay block is placed in the feedback loop. The integrator leakage (α) is modelled by a Gain block.




Figure 4-8: behavioural model of the switched-capacitor integrator in Simulink

In the presence of mismatch, the Operational amplifier (Op-amp) suffers from dc offset at its output. The output dc offset can be defined as the input-referred offset voltage that makes the output voltage zero. The input-referred offset voltage is modelled by V_{os} . For an ideal integrator, $\alpha = 1$ and $V_{os} = 0$. Sensitivity of the recursive DFT processor to α and V_{os} is analysed in section 4.4.3.

4.3.3 Behavioural Modelling of the FFT Processor

The analogue FFT architecture was explained in chapter 2. Here, the behavioural model of the multiplier is used to model a radix-2 FFT processor of length 8. Considering the 2-point DFT (Figure 2.13) as the unit cell of the FFT, the signal flow graph in Figure 2.12 can be rearranged as illustrated in Figure 4.9. Since $x(n)$ and W_N^{nk} are complex, each of the signal flow lines in this diagram represents two signal flow lines in the Simulink model.




Figure 4-9: signal flow graph of a Radix-2 DIT FFT of length 8 [41]

Considering $a = a_{re} + ja_{im}$ and $b = b_{re} + jb_{im}$ as the inputs of the 2-point DFT, results of the 2-point DFT are

$$A = A_{re} + jA_{im} = a + W_N^{nk}b \quad (4.8a)$$

$$B = B_{re} + jB_{im} = a - W_N^{nk}b \quad (4.8b)$$

where $W_N^{nk} = \cos(2\pi kn/N) - j \sin(2\pi kn/N)$.

Accordingly,

$$A_{re} = a_{re} + b_{re} \cos\left(\frac{2\pi kn}{N}\right) + b_{im} \sin\left(\frac{2\pi kn}{N}\right) \quad (4.9a)$$

$$A_{im} = a_{im} - b_{re} \sin\left(\frac{2\pi kn}{N}\right) + b_{im} \cos\left(\frac{2\pi kn}{N}\right) \quad (4.9b)$$

$$B_{re} = a_{re} - b_{re} \cos\left(\frac{2\pi kn}{N}\right) - b_{im} \sin\left(\frac{2\pi kn}{N}\right) \quad (4.9c)$$

$$B_{im} = a_{im} + b_{re} \sin\left(\frac{2\pi kn}{N}\right) - b_{im} \cos\left(\frac{2\pi kn}{N}\right) \quad (4.9d)$$

Thus, coefficient values are 1, $\cos(2\pi kn/N)$, and $\sin(2\pi kn/N)$. The transconductance values that represent these coefficient values are

$$G_{m1} = G_{mo} \quad (4.10a)$$

$$G_{mC} = \cos\left(\frac{2\pi kn}{N}\right) G_{mo} \quad (4.10b)$$

$$G_{mS} = \sin\left(\frac{2\pi kn}{N}\right) G_{mo} \quad (4.10c)$$

Figure 4.10 shows the Simulink model of the 2-point DFT with W_8^1 or W_8^3 twiddle factor. Transresistors are modeled by Gain blocks.




Figure 4-10: 2-point DFT with W_8^1 or W_8^3 twiddle factor

For $W_8^0 = 1$, outputs of the 2-point DFT are

$$A = (a_{re} + b_{re}) + j(a_{im} + b_{im}) \quad (4.11a)$$

$$B = (a_{re} - b_{re}) + j(a_{im} - b_{im}) \quad (4.11b)$$

Additions are performed by connecting the outputs of the transconductors to the same node (KCL). Hence, even though all coefficient values are one, voltage samples must be converted to currents. Simulink model of the 2-point DFT with W_8^0 twiddle factor is depicted in Figure 4.11.




Figure 4-11: 2-point DFT with W_8^0 twiddle factor

For $W_8^2 = -j$, outputs of the 2-point DFT are

$$A = (a_{re} + b_{im}) + j(a_{im} - b_{re}) \quad (4.12a)$$

$$B = (a_{re} - b_{im}) + j(a_{im} + b_{re}) \quad (4.12b)$$

Simulink model of the 2-point DFT with W_8^2 twiddle factor is shown in Figure 4.12.




Figure 4-12: 2-point DFT with W_8^2 twiddle factor

The above 2-point DFTs are used to build the FFT lattice in Figure 4.9. The block diagram of the analogue FFT processor is shown in Figure 4.13. The FFT processor converts the input signal to parallel samples by a serial-to-parallel converter. The FFT lattice provides the Fourier transform of the signal. Finally, the parallel outputs of the FFT lattice are converted to a serial data stream by the parallel-to-serial converter.




Figure 4-13: behavioural model of the analogue FFT processor in Simulink

4.3.4 Behavioural Modelling of the Recursive DFT Processor

Chapter 3 explained the proposed real-time recursive DFT architecture. In this section, a real-time recursive DFT processor of length 8 is modeled by the behavioural models of the multiplier and the integrator. Figure 4.14 shows a 1-point recursive DFT. The Cos and Sin blocks generate the piecewise continuous coefficients. The coefficient signals are applied to the transconductance multipliers.




Figure 4-14: 1-point DFT with piecewise continuous coefficients

Thus,

$$a_{Re}(t) = x_{Re}(t) \cos\left(\frac{2\pi kt}{N}\right) + x_{Im}(t) \sin\left(\frac{2\pi kt}{N}\right) \quad (4.13a)$$

$$a_{Im}(t) = x_{Im}(t) \cos\left(\frac{2\pi kt}{N}\right) - x_{Re}(t) \sin\left(\frac{2\pi kt}{N}\right) \quad (4.13b)$$

$$\text{for } \frac{nT}{N} \leq t < \frac{(n+1)T}{N} \quad n = 0, 1, \dots, N-1$$

are provided at the outputs of the Gain blocks (i.e. Transresistors). As mentioned in section 4.3.2, integrator provides the result of the DFT after $N f_s / f_{in}$ iterations. Hence,

$$X_{Re}(k) = \frac{f_s}{f_{in}} \sum_{n=0}^{N-1} a_{Re}(n) \quad (4.14a)$$

$$X_{Im}(k) = \frac{f_s}{f_{in}} \sum_{n=0}^{N-1} a_{Im}(n) \quad (4.14b)$$

The block diagram of the real-time recursive DFT processor is illustrated in Figure 4.15. Eight 1-point recursive DFTs are used in parallel to create an 8-point recursive DFT processor.




Figure 4-15: behavioural model of the real-time recursive DFT processor in Simulink

4.4 Determining the Design Specifications

In this section, design specifications of an 8-point recursive DFT processor are determined. For this purpose, an OFDM signal with QPSK modulation is applied to the input of the DFT processor and sensitivity of the DFT processor to each of the behavioural model parameters is analysed. The $\sigma(V_{in,os})$, $\sigma(G_{m,os})$ and $\sigma(A_r)$ model the mismatch between multipliers; thus, $V_{in,os}$, $G_{m,os}$ and A_r values are unique to each multiplier. The $\sigma(V_{os})$ models the mismatch between integrators; hence, V_{os} is unique to each integrator. Other parameters are global.

4.4.1 Power Budget

The objective is to design an analogue DFT processor that consumes less power than the digital FFT processor. A power-scalable variable-length digital FFT processor that was fabricated in 250nm CMOS consumes 310mW power to perform 8-point FFT at 200MHz [79]. Normalizing the power consumption to the 180nm technology and 20MHz frequency gives

$$Power = 310 \text{ mW} \left(\frac{20 \text{ MHz}}{200 \text{ MHz}} \right) \left(\frac{180 \text{ nm}}{250 \text{ nm}} \right) \left(\frac{1.8 \text{ v}}{2.5 \text{ v}} \right)^2 = 11.6 \text{ mW} \quad (4.15)$$

The real-time recursive DFT requires $4N$ multipliers and $2N$ differential integrators to compute N -point DFT. Hence, the power consumption of the real-time recursive DFT processor is

$$Power_{Recursive \ DFT} \cong 4N(Power_{Multiplier} + Power_{Single-ended \ integrator}) \quad (4.16)$$

Accordingly,

$$Power_{Recursive \ DFT} \cong 4NV_{DD}(I_{Multiplier} + I_{Single-ended \ integrator}) \quad (4.17)$$

where $I_{Multiplier}$ and $I_{Single-ended\ integrator}$ are the current supplies of the multiplier and the single-ended integrator, respectively. V_{DD} is the voltage supply of the multiplier and the integrator. In order to achieve a power consumption less than $11.6\ mW$ for the DFT processor, $I_{Multiplier} = 80\ \mu A$ and $I_{Single-ended\ integrator} = 50\ \mu A$ are selected.

4.4.2 Design Specifications of the Multiplier

Considering the input-output characteristic of the transconductance (Figure 4.6(a)), the linear range of an ideal multiplier is $[-b, b]$. Hence, for an ideal multiplier,

$$b = \frac{I_{max}}{G_{mo}} \quad (4.18)$$

In the previous section, $I_{max} = 80\ \mu A$ was selected. The input-output characteristics of ideal multipliers with different values of G_{mo} are shown in Figure 4.16. As the figure illustrates, increasing the G_{mo} reduces the linear range of the multiplier. Gain of the multiplier is $A_v = G_{mo}R_D$, where R_D is the resistance of the transresistor. $A_v = 1\ V/V$ is selected; hence, $R_D = 1/G_{mo}$. SNDR curves for different values of G_{mo} were obtained by running the behavioural system simulation (Figure 4.17). Results of this simulation indicate that smaller G_{mo} results in better tolerance of high signal levels. Hence, $G_{mo} = 200\ \mu A/V$ is selected.




Figure 4-16: The input-output characteristics of ideal multipliers




Figure 4-17: SNDR curves for different values of G_{mo}

In practice, linear range of the multiplier is less than its input swing ($a < b$). Considering $G_{mo} = 200\mu A/V$, SNDR curves for different linear ranges were obtained by running the behavioural system simulation (Figure 4.18). Results of this analysis indicate that a DFT processor with smaller linear region is less tolerant to high signal levels. Hence, the DFT processor with smaller linear region has smaller dynamic range. A non-ideal linear range of $a = b/2 = 0.2V$ is selected for the system performance analysis.




Figure 4-18: SNDR curves for different linear ranges

Device mismatches result in transconductance error [77]. Multipliers with various transconductance errors are modelled by assuming that $G_{m,os}$ has a normal distribution with zero mean and standard deviation $\sigma(G_{m,os})$. Considering $G_{m0} = 200\mu A/V$ and $= 0.2V$, the effect of transconductance error on the performance of the DFT processor is analysed. Typical values of $\sigma(G_{m,os})$ are obtained from a previous study on the analogue FFT processor [77]. Figure 4.19 illustrates the results of this analysis. These results indicate that the DFT processor with larger transconductance errors has smaller peak SNDR. On the plus side, the dynamic range of the DFT processor is not affected by the transconductance error.




Figure 4-19: SNDR curves for various transconductance errors

In deep submicron CMOS technologies transistor mismatches lead to significant DC offset [80]. Multipliers with various DC offsets are modelled by assuming that $V_{in,os}$ has a normal distribution with zero mean and standard deviation $\sigma(V_{in,os})$. Considering $G_{mo} = 200\mu A/V$ and $a = 0.2V$, the impact of the DC offset mismatch on the performance of the DFT processor is analysed. Typical values of $\sigma(V_{in,os})$ are obtained from a previous study on the analogue FFT processor [77]. Results of this analysis are illustrated in Figure 4.20. These results indicate that the DFT processor with larger DC offset mismatch is more susceptible to noise and distortion at low signal levels. Accordingly, the DFT processor with larger DC offset mismatch has smaller dynamic range and peak SNDR.




Figure 4-20: SNDR curves for various DC offset mismatches

4.4.3 Design Specifications of the Integrator

Based on the Nyquist theorem, the sampling frequency (f_s) of the SC integrator must be at least twice the signal frequency (f_{in}). Considering $f_s/f_{in} = 4$, the result of the N-point DFT is

$$V_{out} = 4g \sum_{n=1}^N V_{in}(n) \quad (4.19)$$

where $V_{in}(n)$ is the input voltage of the integrator at n^{th} time interval, and g is the gain of the integrator. Outputs of two multipliers are added together and the result is applied to the input of the integrator. Hence, $V_{in}(n) = V_{O1}(n) + V_{O2}(n)$, where $V_{O_i}(n)$ is the output of i^{th} multiplier at n^{th} time interval. To avoid the reduction of the SNDR due to the Op-amp saturation,

$$V_{out} \leq V_{DD} - V_{in,CM} \quad (4.20)$$

where V_{DD} is the supply voltage of the Op-amp, and $V_{in,CM}$ is the input common-mode (CM) level of the Op-amp. In Figure 4.7, $V_{in,CM}$ is shown by the ground symbol. The input of the integrator (V_{in}) is connected to the output of the multiplier. Hence, $V_{in,CM}$ must be equal to the output CM level of the multiplier. Using a 1.8V voltage supply, the output CM level of the multiplier is 1.2V (section 5.2.3). Ideally, $g = C_S/C_I$ [78]. Substituting the aforementioned values in the equations (4.19) and (4.20) gives

$$4 \frac{C_S}{C_I} \sum_{n=1}^N V_{O1}(n) + V_{O2}(n) \leq 0.6 \quad (4.21)$$

The linear range of the multiplier is $[-a, a]$. Since the maximum gain of the multiplier is one, the maximum output of the multiplier is $|V_{O,max}| = a$. Assuming that

$$V_{O1}(n) = V_{O2}(n) = |V_{O,max}| \quad \text{for } n = 1, \dots, N \quad (4.22)$$

For an 8-point DFT,

$$64 \frac{C_S}{C_I} a \leq 0.6 \quad (4.23)$$

The smallest capacitor that can hold the sampled voltage is $C_S = 50fF$. In the previous section, a is estimated to be 0.2V. Hence, $C_I = 1 pF$ is selected.

Ideally, Op-amp has infinite open-loop gain (A_v). Hence, ideally the integrator leakage is $\alpha = 1$. In practice, however, $A_v < \infty$. Thus, only a fraction of the previous output of the integrator is added to the new input sample. The consequence of this integrator leakage is that $\alpha < 1$. The precise value of α is given by [78]

$$\alpha = 1 - \frac{C_S/C_I}{A_v} \quad (4.24)$$

Considering $C_S = 50fF$ and $C_I = 1 pF$, the impact of the integrator leakage on the performance of the DFT processor is analysed by varying A_v in the behavioural system simulation (Figure 4.21). Results of this analysis indicate that Op-amp with larger A_v provides higher SNDR. In section 4.4.1, 90 μW power was assigned to the integrator. Also, as mentioned earlier, output swing of the op-amp should be at least 0.6V. Hence, it is unlikely to achieve $A_v > 100V/V$.




Figure 4-21: SNDR curves for various op-amp gains

Transistor mismatches lead to DC offset [80]. Integrators with various DC offsets are modelled by assuming that V_{os} has a normal distribution with zero mean and standard deviation $\sigma(V_{os})$. Considering $G_{mo} = 200\mu A/V$ and $a = 0.2V$, the impact of the DC offset mismatch on the performance of the DFT processor is analysed. Typical values of $\sigma(V_{os})$ are obtained from a previous study [77]. Results of this analysis are shown in Figure 4.22. Based on these results, the DFT processor with larger DC offset mismatch has smaller dynamic range and peak SNDR. Accordingly, the DC offsets of the integrators have the same effect as the DC offsets of the multipliers.




Figure 4-22: SNDR curves for various DC offset mismatches

4.5 Yield Prediction

Process variability is pivotal in submicron CMOS technologies. Variations in the physical properties of the transistors impact the performance of the designed system. Therefore, in advance of the expensive fabrication process, it is essential to predict the yield at various design stages using reliable statistical analysis [81]. The parametric yield is associated with the system performance metric $X(m)$, which is a function of the mismatch parameter m . Systems that succeed in meeting the requirement(s) for $X(m)$ contribute to the yield. The Monte Carlo method can be used to estimate the average result and yield. Figure 4.23 illustrates the distribution of X that is estimated by the Monte Carlo method [82, 83].




Figure 4-23: Yield prediction based on the Monte Carlo analysis [82]

The Monte Carlo analysis should stop when adding new samples, no longer changes the sample mean by more than a certain threshold. In other words [84, 85],

$$|\bar{X}_n - \bar{X}_w| \leq \varepsilon \quad (4.25)$$

where, \bar{X}_n is the mean of all generated samples (sample mean), \bar{X}_w is the mean of last w samples (window mean), and ε is the tolerance for convergence.

$$\bar{X}_n = \frac{X_1 + \dots + X_n}{n} \quad (4.26)$$

$$\bar{X}_w = \frac{X_{n-w+1} + \dots + X_n}{w} \quad (4.27)$$

Sample variance is given by

$$S_n^2 = \frac{1}{n-1} \sum_{i=1}^n (X_i - \bar{X}_n)^2 \quad (4.28)$$

Variance of the window is

$$S_w^2 = \frac{1}{w-1} \sum_{i=1}^w (X_i - \bar{X}_w)^2 \quad (4.29)$$

Considering μ as the expected value of X , the probability of the random variable $\sqrt{n}/S_n(\bar{X}_n - \mu)$ falling within the range $[-A_1, A_1]$ is given by [84, 85]

$$P \left\{ -A_1 \leq \frac{\sqrt{n}}{S_n} (\bar{X}_n - \mu) \leq A_1 \right\} \quad (4.30)$$

that is equivalent to

$$P \left\{ \bar{X}_n - \frac{S_n A_1}{\sqrt{n}} \leq \mu \leq \bar{X}_n + \frac{S_n A_1}{\sqrt{n}} \right\} \quad (4.31)$$

The value of A_1 must be extracted from the statistical tables of the t-distribution such that [84, 85]

$$P \left\{ \mu \in \left[\bar{X}_n - \frac{S_n A_1}{\sqrt{n}}, \bar{X}_n + \frac{S_n A_1}{\sqrt{n}} \right] \right\} \rightarrow 1 - \delta \quad (4.32)$$

where δ is the error probability. Thus, the random interval

$$\left[\bar{X}_n - \frac{S_n A_1}{\sqrt{n}}, \bar{X}_n + \frac{S_n A_1}{\sqrt{n}} \right] \quad (4.33)$$

is a $100(1 - \delta)$ % confidence interval for μ [84, 85].

Same confidence interval can be obtained from

$$\left[\bar{X}_w - \frac{S_w A_2}{\sqrt{w}}, \bar{X}_w + \frac{S_w A_2}{\sqrt{w}} \right] \quad (4.34)$$

Thus,

$$\bar{X}_n + \frac{S_n A_1}{\sqrt{n}} = \bar{X}_w + \frac{S_w A_2}{\sqrt{w}} \quad (4.35)$$

Accordingly,

$$|\bar{X}_n - \bar{X}_w| = \left| \frac{S_n A_1}{\sqrt{n}} - \frac{S_w A_2}{\sqrt{w}} \right| \quad (4.36)$$

For $w = 10$ and $\delta = 0.05$, $A_2 = 2.228$. For yield prediction, a large number of samples are required. Hence, $A_1 \approx 1.96$. Thereby, the tolerance is

$$\varepsilon = \left| \frac{1.96 S_n}{\sqrt{n}} - 0.7 S_w \right| \quad (4.37)$$

Since $A_1 = 1.96$ is used in the above equation, at least 500 samples are required ($n_{min} = 500$) before checking the convergence (equation 4.25).

4.6 Performance Analysis Results

Behavioural models of a real-time recursive DFT processor and a radix-2 FFT processor of length 8 were described in section 4.3. The behavioural model of the radix-2 FFT processor is based on a previous study on the analogue FFT processor [77]. Initially, the model parameters of the FFT processor was set at the values provided in [77] to verify the accuracy of the Simulink model.

In this section, Monte Carlo analysis is used to evaluate the performance of the aforementioned processors. For this purpose, OFDM signal with BPSK modulation is generated by Simulink. The MATLAB code of this analysis is available in Appendix A. Model parameters are set at the values in Table 4-2. Typical values of A_r , $\sigma(V_{in,os})$, $\sigma(G_{m,os})$, $\sigma(A_r)$, $\sigma(V_{os})$, γ , and N are obtained from [77].

Table 4-2: Summary of the optimal value for the behavioural model parameters

Parameter	Value
a	0.2V
b	0.4V
I_{max}	80 μ A
G_{mo}	200 μ A/V
R_D	5K Ω
A_r	10 μ A/V
$\sigma(V_{in,os})$	0.5mV
$\sigma(G_{m,os})$	2 μ A/V
$\sigma(A_r)$	10 μ A/V
A_v	100V/V
$\sigma(V_{os})$	0.1mV
γ	0
N	1

Table 4-3 gives the results of the Monte Carlo analysis. These results indicate that the average dynamic range of the proposed architecture is 4.7dB higher than the FFT processor.

Table 4-3: Summary of the Monte Carlo analysis for the recursive DFT and the radix-2 FFT processors

(dB)	Dynamic range		Peak SNDR	
	Recursive DFT	Radix-2 FFT	Recursive DFT	Radix-2 FFT
Mean	41.3	36.6	40.8	41.8
Standard deviation	3.4	3.1	1.6	1.7

The results of the Monte Carlo analysis are shown in Figure 4.24 and Figure 4.25. The histograms of the dynamic range for DFT and FFT processors are shown in Figure 4.26 and Figure 4.27. Based on these histograms, the real-time recursive DFT processor has a yield of 99.3% while the yield of the FFT processor is 82.8%.




Figure 4-24: Monte Carlo analysis results of the real-time recursive DFT processor




Figure 4-25: Monte Carlo analysis results of the radix-2 FFT processor




Figure 4-26: The dynamic range histogram of the real-time recursive DFT processor




Figure 4-27: The dynamic range histogram of the radix-2 FFT processor

4.7 Summary

In this chapter, dynamic range requirements for an analogue DFT processor that supports WiFi and WiMAX standards were derived. Moreover, the behavioural models of the real-time recursive DFT processor and FFT processor were explained. Also, design specifications of an 8-point recursive DFT processor were determined.

The results of the Monte Carlo analysis on system simulations indicate that the average dynamic range of the real-time recursive DFT processor is 4.7dB higher than the radix-2 FFT processor. Moreover, the proposed architecture has a yield of 99.3% while the yield of the FFT processor is 82.8%. The enhanced performance of the real-time recursive DFT processor over the FFT processor convinced the designer to proceed to the transistor-level circuit designs, which will be presented in the next chapter.

Chapter 5

CIRCUIT DESIGN

In this chapter, various design approaches for the building blocks of the real-time recursive DFT processor are reviewed to find the suitable circuits. A rigorous analysis on each of the selected circuits is performed to optimize the design. Design considerations that are applied to provide the optimum matching will be discussed in the next chapter. Circuits are designed using 180 nm TSMC technology. The Berkeley Short-Channel IGFET Model (BSIM3v3) from the University of California, Berkeley is used for device modelling. Circuit simulations are performed by the Eldo SPICE simulator from the Mentor Graphics. The SPICE process parameters are provided by the MOSIS [86].

5.1 Previous Work on the Analogue FFT Processor

In early attempts to implement the analogue Fourier transform, discrete circuits were used [65, 66]. In these designs, the Switched-Capacitor amplifier was used as the coefficient multiplier (Figure 5.1(a)). The clock signals that control the circuit are shown in Figure 5.1(b). In sampling mode, S_1 and S_2 are on and S_3 is off (Figure 5.1(c)). Hence, the voltage across C_1 tracks the input voltage. In the transition from the sampling mode to the amplification mode (Figure 5.1(d)), the channel charge injection leads to voltage error. This error is alleviated if S_2 turns off slightly before S_1 turns off and S_3 turns on [80].




Figure 5-1: (a) Switched-Capacitor amplifier (b) timing diagram of circuit (a) (c) circuit (a) in sampling mode (d) circuit (a) in amplification mode [80]

Accordingly, the output voltage is given by

$$V_{out} = \frac{C_1}{C_2} V_{in} \quad (5.1)$$

Thus, the voltage sample is multiplied by the capacitance ratio.

In recent years, different design approaches have been taken to implement the FFT algorithm as an analogue integrated circuit. In one study, multiplication is performed by the current mirror (Figure 5.2) that generates a scaled copy of the reference current (I_{ref}) at its output [87]

$$I_{out} = \frac{(W/L)_2}{(W/L)_1} \cdot I_{ref} \quad (5.2)$$

where $(W/L)_x$ is the width to length ratio of device M_x .




Figure 5-2: The basic current mirror [80]

In another study, the passive Switched-Capacitor (Figure 5.3) is used as the multiplier in order to minimize the power consumption [88]. In this approach, signal is multiplied by $m = C_1/(C_1 + C_2)$ when charges are transferred from capacitor C_1 to capacitor C_2 [89]. Since all of the aforementioned approaches merely use the physical properties to perform the multiplication, their scaling factors are unchangeable. Thus, the aforementioned multipliers are not suitable for the variable-length DFT processor.




Figure 5-3: The passive Switched-Capacitor multiplier

In another attempt, a 64-point FFT processor was realized with the Switched-Transconductor multiplier (Figure 5.4) [90, 91]. In this approach, differential pairs with various W/L ratios are connected together.




Figure 5-4: The Switched-Transconductor multiplier

As it will be proved in section 5.2.2, the differential current of the n^{th} pair is

$$\Delta I_{Dn} \propto \left(\frac{W}{L}\right)_n \Delta V_{in} \quad (5.3)$$

For any pair that is connected to the common voltage $\Delta V_{in} = 0$; hence, $\Delta I_{Dn} = 0$. The current that leaves each of the output nodes is equal to the sum of currents entering that node. Thereby, the differential output current is

$$\Delta I_{out} \propto \left[\left(\frac{W}{L}\right)_1 + \dots + \left(\frac{W}{L}\right)_n \right] \Delta V_{in} \quad (5.4)$$

Accordingly, the scalar factor is adjusted by controlling the differential pairs that are connected to the input. The number of the scalar factors increases with the Fourier transform length. Thus, each multiplier requires more differential pairs as the Fourier transform length increases. Accordingly, this approach is not area efficient.

A reconfigurable DFT processor that is implemented on a Field Programmable Analogue Array (FPAA) was proposed in [92]. The reconfigurable multipliers of this processor are realized by the floating-gate transistors (Figure 5.5).




Figure 5-5: The floating-gate multiplier

In this approach, both of the PMOS transistors operate in the subthreshold region. Hence, the input and output currents are given by [92]

$$I_{in} = I_o \frac{W}{L} \exp\left(\frac{V_S - \kappa V_{G1}}{V_T}\right) \left[1 - \exp\left(\frac{V_{DS}}{V_T}\right)\right] \quad (5.5)$$

$$I_{out} = I_o \frac{W}{L} \exp\left(\frac{V_S - \kappa V_{G2}}{V_T}\right) \left[1 - \exp\left(\frac{V_{DS}}{V_T}\right)\right] \quad (5.6)$$

where I_o is a process-dependant constant, V_T is the thermal voltage, and κ denotes the gate coupling coefficient which is

$$\kappa = \frac{C_g}{C_T} \left(\frac{C_{ox}}{C_{ox} + C_{dep}}\right) \quad (5.7)$$

In the above equation, C_{ox} is the gate oxide capacitance, C_{dep} is the depletion region capacitance, and C_T is the total capacitance at the gate (i.e. C_g and the internal capacitances of the transistor).

The voltages across the gate capacitors are

$$V_{G1} - V_F = \frac{Q_1}{C_g} \quad (5.8)$$

$$V_{G2} - V_F = \frac{Q_2}{C_g} \quad (5.9)$$

Substituting equations (5.8) and (5.9) in (5.5) and (5.6) gives

$$I_{in} = I_o \frac{W}{L} \exp\left(\frac{V_S - \kappa V_F}{V_T}\right) \exp\left(\frac{-\kappa Q_1}{C_g V_T}\right) \left[1 - \exp\left(\frac{V_{DS}}{V_T}\right)\right] \quad (5.10)$$

$$I_{out} = I_o \frac{W}{L} \exp\left(\frac{V_S - \kappa V_F}{V_T}\right) \exp\left(\frac{-\kappa Q_2}{C_g V_T}\right) \left[1 - \exp\left(\frac{V_{DS}}{V_T}\right)\right] \quad (5.11)$$

Accordingly,

$$I_{out} = \exp\left(\frac{\kappa(Q_1 - Q_2)}{C_g V_T}\right) \cdot I_{in} \quad (5.12)$$

which means that the scalar factor can be adjusted by controlling the amount of charges that are stored in the C_g capacitors. These equations are valid if the transistors are biased in the subthreshold region. To maintain this condition, a comparator is used to adjust V_S to the changes of Q_1 and Q_2 . Structure of the FPAA demands to use $16N^2$ multipliers for an N -length DFT [93]. Thus, the FPAA approach is not area efficient, and becomes unfeasible as N increases.

In chapter 3, it was explained that in the proposed architecture the OFDM signal is multiplied by a piecewise continuous signal to eliminate sampling. All of the circuits that have been explained so far (Figures 5.1 to 5.5) actually scale the signal rather than multiplying two signals together. Moreover, adjusting the physical properties of each multiplier to provide various scaling factors makes the design process cumbersome. This problem becomes more severe as the transform length increases. Hence, it is essential to provide coefficients by signals rather than physical properties of the circuit. In view of that, a FFT processor was designed using a four-quadrant multiplier [41]. Although in this FFT processor discrete-time signals are multiplied together, four-quadrant multipliers can also be used for continuous signals. Analysis of the four-quadrant multiplier is provided in the next section.

5.2 Analogue Multiplier

Analogue multipliers provide the linear product of two input signals x and y , yielding output signal $z = Kxy$ where K is the multiplication constant. Multipliers are classified into three main categories based on the signals' polarity. These categories are single-quadrant (where x and y are unipolar), two-quadrant (where x or y is bipolar), and four-quadrant (where x and y are bipolar). Modulators and mixers are particular cases of multipliers that are used in communication systems. Despite the large number of multipliers that are reported in the literature, they can be classified into a few categories based on their architectures [94]. Design specifications, such as bandwidth and power budget, determine the suitable circuit topology. The design of a suitable analogue multiplier for the real-time recursive DFT processor is discussed in this section.

5.2.1 Principle of Operation

The basic operation of an analogue multiplier is to generate a high order polynomial of the two signals using nonlinear devices, and then cancel all terms other than Kxy . Since MOS transistors have square-law characteristics, they can be used for this purpose. For MOS transistors in the saturation region, overdrive voltage is a second order polynomial [94].

$$(V_{GS} - V_{TH})^2 = \frac{I_D}{\frac{1}{2}\mu C_{ox} \frac{W}{L}} \quad (5.13)$$

Here, V_{GS} is the gate-source voltage, V_{TH} is the threshold voltage, I_D is the drain current, μ is the mobility of charge carriers, C_{ox} is the gate oxide capacitance per unit area, W is the width and L is the length of the channel. Since the overdrive polynomial is achieved by the drain current, the analogue multiplier function can be realized by transconductance amplifiers. Later, a transresistor can be used to convert the output current to voltage. The simplest topology of analogue multiplier is a differential pair with a variable current source that is controlled by one of the input signals (Figure 5.6) [95, 96].




Figure 5-6: Two-quadrant analogue multiplier [96]

Multipliers of the DFT processor downconvert sub-channels of the OFDM signal to zero frequency; hence, they act as zero Intermediate Frequency (IF) mixers. Accordingly, the multiplier that is shown in Figure 5.6 is a single-balanced active mixer. Since each multiplier considers one of the sub-channels as its desired signal, other sub-channels act as interferers that accompany the desired signal. An ideal differential pair cancels input feedthroughs. However, mismatch between the differential pair allows a fraction of the input to appear at the output without frequency translation. Hence, zero IF mixers are sensitive to even-order distortion. This problem can be resolved by raising the Second Intercept Point (IP_2) of the multiplier. For this purpose, input of the transconductor stage must be realized in differential form, leading to a double-balanced topology [96]. The Gilbert cell is a precision four-quadrant multiplier that is widely used as a double-balanced mixer in communication systems [97]. Hence, the Gilbert cell is considered as a suitable multiplier for the real-time recursive DFT processor.

5.2.2 Analysis of the CMOS Gilbert Cell

Initially, the Gilbert cell was realized based on the exponential characteristics of Bipolar Junction Transistors (BJT) [97]. Nevertheless, the same topology can be used for MOS transistors with square-law characteristics [98]. A block diagram of the Gilbert cell is shown in Figure 5.7.




Figure 5-7: Block diagram of the Gilbert cell

Each G_m transconductor is realized by a differential pair (Figure 5.8).




Figure 5-8: G_m transconductor [80]

The outputs of the differential pair in Figure 5.8 are given by [80]

$$V_{out1} = V_{DD} - R_{D1}I_{D1} \quad (5.14)$$

$$V_{out2} = V_{DD} - R_{D2}I_{D2} \quad (5.15)$$

If $R_{D1} = R_{D2} = R_D$, then

$$V_{out1} - V_{out2} = R_{D2}I_{D2} - R_{D1}I_{D1} = R_D(I_{D2} - I_{D1}) \quad (5.16)$$

Voltage at node P is

$$V_p = V_{in1} - V_{GS1} = V_{in2} - V_{GS2} \quad (5.17)$$

Thus,

$$V_{in1} - V_{in2} = V_{GS1} - V_{GS2} \quad (5.18)$$

For an ideal saturated NMOS device, we have

$$(V_{GS} - V_{TH})^2 = \frac{I_D}{\frac{1}{2}\mu_n C_{ox} \frac{W}{L}} \quad (5.19)$$

Hence,

$$V_{GS} = \sqrt{\frac{2I_D}{\mu_n C_{ox} \frac{W}{L}}} + V_{TH} \quad (5.20)$$

Combining (5.18) and (5.20) yields

$$V_{in1} - V_{in2} = \sqrt{\frac{2I_{D1}}{\mu_n C_{ox} \frac{W}{L}}} - \sqrt{\frac{2I_{D2}}{\mu_n C_{ox} \frac{W}{L}}} \quad (5.21)$$

The objective is to attain the differential output current $I_{D1} - I_{D2}$. Therefore, by squaring both sides of (5.21) and considering that $I_{D1} + I_{D2} = I_{SS}$ we obtain

$$(V_{in1} - V_{in2})^2 = \frac{2}{\mu_n C_{ox} \frac{W}{L}} (I_{SS} - 2\sqrt{I_{D1}I_{D2}}) \quad (5.22)$$

Rearranging (5.22) gives

$$\frac{1}{2}\mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2})^2 - I_{SS} = -2\sqrt{I_{D1}I_{D2}} \quad (5.23)$$

Squaring both sides again and considering that $4I_{D1}I_{D2} = (I_{D1} + I_{D2})^2 - (I_{D1} - I_{D2})^2 = I_{SS}^2 - (I_{D1} - I_{D2})^2$, we achieve

$$(I_{D1} - I_{D2})^2 = -\frac{1}{4} \left(\mu_n C_{ox} \frac{W}{L} \right)^2 (V_{in1} - V_{in2})^4 + I_{SS} \mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2})^2 \quad (5.24)$$

Thereby [80],

$$I_{D1} - I_{D2} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2}) \sqrt{\frac{4I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - (V_{in1} - V_{in2})^2} \quad (5.25)$$

In order to find I_{D1} and I_{D2} , $I_{D2} = I_{SS} - I_{D1}$ and $I_{D1} = I_{SS} - I_{D2}$ are substituted in (5.25) respectively.

$$I_{D1} = \frac{I_{SS}}{2} + \frac{1}{4} \mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2}) \sqrt{\frac{4I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - (V_{in1} - V_{in2})^2} \quad (5.26)$$

$$I_{D2} = \frac{I_{SS}}{2} - \frac{1}{4} \mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2}) \sqrt{\frac{4I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - (V_{in1} - V_{in2})^2} \quad (5.27)$$

The circuit topology of the Gilbert cell is obtained by replacing the G_m blocks in Figure 5.7 with differential pairs.




Figure 5-9: Gilbert cell

The differential output current of the Gilbert cell (Figure 5.9) is

$$I_{out-} - I_{out+} = (I_{D1} + I_{D3}) - (I_{D2} + I_{D4}) = (I_{D1} - I_{D2}) - (I_{D4} - I_{D3}) \quad (5.28)$$

Here, $I_{D1} - I_{D2}$ and $I_{D4} - I_{D3}$ are the differential currents of the two pairs with V_2 input. These differential currents can be calculated from equation (5.25). The tail current sources of the two pairs with V_2 input are I_{D5} and I_{D6} . Hence, denoting $V_{2+} - V_{2-}$ and $I_{out-} - I_{out+}$ by ΔV_2 and ΔI_{out} , respectively, we have

$$\Delta I_{out} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \Delta V_2 \left(\sqrt{\frac{4I_{D5}}{\mu_n C_{ox} \frac{W}{L}} - \Delta V_2^2} - \sqrt{\frac{4I_{D6}}{\mu_n C_{ox} \frac{W}{L}} - \Delta V_2^2} \right) \quad (5.29)$$

Equations (5.26) and (5.27) can be used for I_{D5} and I_{D6} . Since square roots of I_{D5} and I_{D6} are taken in (5.29), equations (5.26) and (5.27) must be written in square form for simplification. For this purpose, the auxiliary term $\left(\mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2})^2 / 8\right)$ should be added to and subtracted from (5.26) and (5.27). Thereby [99],

$$I_{D1} = \frac{1}{4} \mu_n C_{ox} \frac{W}{L} \left(\sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - \frac{(V_{in1} - V_{in2})^2}{2}} + \frac{(V_{in1} - V_{in2})}{\sqrt{2}} \right)^2 \quad (5.30)$$

$$I_{D2} = \frac{1}{4} \mu_n C_{ox} \frac{W}{L} \left(\sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - \frac{(V_{in1} - V_{in2})^2}{2}} - \frac{(V_{in1} - V_{in2})}{\sqrt{2}} \right)^2 \quad (5.31)$$

Now, by substituting (5.30) and (5.31) for I_{D5} and I_{D6} in (5.29) we achieve

$$\Delta I_{out} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \Delta V_2 \left(\sqrt{\left(\sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - \frac{\Delta V_1^2}{2}} + \frac{\Delta V_1}{\sqrt{2}} \right)^2 - \Delta V_2^2} - \sqrt{\left(\sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - \frac{\Delta V_1^2}{2}} - \frac{\Delta V_1}{\sqrt{2}} \right)^2 - \Delta V_2^2} \right) \quad (5.32)$$

Equation (5.32) can be approximated by

$$\Delta I_{out} \cong \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \Delta V_2 \left(\sqrt{\left(\sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - \frac{\Delta V_1^2}{2}} + \frac{\Delta V_1}{\sqrt{2}} \right)^2} - \sqrt{\left(\sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - \frac{\Delta V_1^2}{2}} - \frac{\Delta V_1}{\sqrt{2}} \right)^2} \right) \quad (5.33)$$

Thereby [99],

$$\Delta I_{out} \cong \frac{1}{\sqrt{2}} \mu_n C_{ox} \frac{W}{L} \Delta V_1 \Delta V_2 \quad (5.34)$$

Equation (5.25) was derived with the assumption that both M_1 and M_2 are on. In reality however, as ΔV_{in} exceeds a limit, only one transistor is on and carries the entire I_{SS} . Denoting this limit by ΔV_{in1} and assuming that M_1 is on, $I_{D1} = I_{SS}$ and $\Delta V_{in1} = V_{GS1} - V_{TH}$ should be substituted in equation (5.19). Thereby [80],

$$\Delta V_{in1} = \sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}}} \quad (5.35)$$

Hence, equations (5.25) to (5.34) are valid for input range $-\Delta V_{in1} < \Delta V_{in} < \Delta V_{in1}$. Considering the characteristic of a differential pair that is shown in Figure 5.10, $[-\Delta V_{in1}, \Delta V_{in1}]$ is the linear range of operation. Based on the equation (5.35), the linear range can be increased by increasing I_{SS} or decreasing W/L . Increasing I_{SS} , increases the power consumption. On the other hand, as will be explained in the next chapter, devices with smaller W/L provide better matching.




Figure 5-10: Input-output characteristic of a differential pair [80]

The transconductance of the differential pair is the slope of the characteristic (Figure 5.10). Thus, G_m of the differential pair is obtained by taking the derivative of equation (5.25) [80].

$$G_m = \frac{\partial \Delta I_D}{\partial \Delta V_{in}} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \frac{\frac{4I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - 2\Delta V_{in}^2}{\sqrt{\frac{4I_{SS}}{\mu_n C_{ox} \frac{W}{L}} - \Delta V_{in}^2}} \quad (5.36)$$

In the equilibrium condition $\Delta V_{in} = 0$; thus, $G_m = \sqrt{\mu_n C_{ox}(W/L)I_{SS}}$. Substituting $\Delta I_D = G_m \Delta V_{in}$ in the equation (5.16) gives [80]

$$\Delta V_{out} = R_D \Delta I_D = R_D G_m \Delta V_{in} \quad (5.37)$$

Thus, the small-signal voltage gain of the differential pair in the equilibrium condition is [80]

$$|A_v| = \frac{\Delta V_{out}}{\Delta V_{in}} = \sqrt{\mu_n C_{ox} \frac{W}{L} I_{SS} R_D} \quad (5.38)$$

Accordingly, reducing W/L to make the circuit more linear inevitably decreases the transconductance and voltage gain. Linearization techniques can be applied to increase the linear range further. The simplest linearization technique is resistive source degeneration. Inductive and capacitive degeneration also increase the linearity. Inductive degeneration has low noise and provides higher linearity comparing to the resistive and capacitive degeneration [100, 101]. However, inductors require a large layout area. Several other methods were proposed to improve the linearity of the Gilbert cell [99, 102-105]. However, these methods increase the complexity and power consumption of the multiplier. Since the DFT processor with OFDM application requires a large number of multipliers, the simplest linearization technique is preferable.

5.2.3 Circuit Realization

It is difficult to fabricate resistors with accurate values or a reasonable physical size in CMOS technologies. Thus, degeneration resistors can be replaced by transistors that operate in the deep triode region. Moreover, R_D resistors can be replaced by diode-connected transistors [80]. Therefore, the circuit is modified as depicted in Figure 5.11. In this topology, $M_1 - M_6$ and $M_9 - M_{11}$ operate in the saturation region. Besides, M_7 and M_8 operate in the deep triode region to perform the resistive degeneration. The gain of a circuit with diode-connected load is $A_v \propto \mu_{input\ device} / \mu_{Load\ device}$, where μ is the mobility of charge carriers. Accordingly, higher gain can be achieved by using PMOS devices with lower mobility of carriers (i.e. in modern processes $\mu_p C_{ox} \approx 0.25 \mu_n C_{ox}$) as load.




Figure 5-11: Degenerated Gilbert cell with diode-connected load

The output common-mode (CM) level of the Gilbert cell with diode-connected loads is $V_{DD} - V_{GS10}$, where V_{GS10} is the gate-source voltage of M_{10} . M_{10} and M_{11} are always in saturation because the drain and the gate have the same potential. Hence, the CM level of the Gilbert cell with diode-connected loads is well-defined. The voltage gain of the Gilbert cell with diode-connected loads is

$$A_v = -G_m \left(R_O \parallel r_{O10} \parallel \frac{1}{g_{m10}} \right) \approx \frac{-G_m}{g_{m10}} \quad (5.39)$$

where G_m is the transconductance of the Gilbert cell, R_O is the output resistance of the transistor, r_{O10} is the output resistance of M_{10} , and g_{m10} is the transconductance of M_{10} . Hence, the Gilbert cell with diode-connected loads has a low voltage gain. To increase the voltage gain, M_{10} and M_{11} must operate as current sources for the differential signals. Since $I_{D1} + I_{D3} = I_{D2} + I_{D4} = I_{SS}/2$, the CM level depends on how close I_{D10} and I_{D11} are to this value.

In practice, mismatches in the NMOS current source (M_9) and PMOS current sources (M_{10} and M_{11}) create an error between $I_{D10,11}$ and $I_{SS}/2$. Thus, in the Gilbert cell with current-source loads, the difference between the currents that are generated by p-type and n-type current sources flow through the output impedance. Hence, the mismatch between the p-type and n-type current sources creates the voltage error of $((I_{D10} + I_{D11}) - I_{SS})(R_O || r_{O10})$ at the output. Therefore, the output CM level of the Gilbert cell with current-source loads is sensitive to device properties and mismatches. Hence, a common-mode feedback (CMFB) network is required to sense the CM level of V_{out+} and V_{out-} and adjust one of the bias currents accordingly [80, 101]. Therefore, the circuit is modified as depicted in Figure 5.12, where M_{12} and M_{13} operate in the deep triode region. For differential changes at V_{out+} and V_{out-} , node P is a virtual ground. Hence, the voltage gain is

$$A_v = -G_m(R_O || r_{O10} || R_{on12}) \quad (5.40)$$

where R_{on12} is the on-resistance of M_{12} . For CM levels, M_{10} and M_{11} operate as diode-connected loads.




Figure 5-12: Degenerated Gilbert cell with CMFB network

As explained in chapter 2, complex multiplication is performed by adding the results of two real multiplications. Based on KCL, currents that are entering the same node are added together. Thus, addition is provided by connecting the outputs of two multipliers to each other and sharing the load (transresistor) between the multipliers. The topology of the complex multiplier is shown in Figure 5.13.




Figure 5-13: topology of the complex multiplier

Based on the design specifications in section 4.4.2, the linear range of the multiplier should be at least $[-0.2V, 0.2V]$. Additionally, gain of the complex multiplier should be $A_v = 1V/V$. Therefore, each of the output nodes in Figure 5.13 must be able to swing by $0.2V$ without driving M_{10} , and M_{11} into the triode region. Thus, the overdrive voltage of M_{10} , and M_{11} should be $|V_{OD10}| = 0.2V$. As mentioned earlier, for CM levels, M_{10} and M_{11} operate as diode-connected loads. Hence, with $|V_{TH}| = 0.4V$ for PMOS transistors and $|V_{OD10}| = 0.2V$, the drain-source voltage of M_{10} , and M_{11} is $|V_{DS10}| = 0.6V$. Thus, considering $V_{DD} = 1.8V$, the output CM level is $V_{out} = 1.2V$. Accordingly, the total voltage available for NMOS transistors is $1.2V$. Based on the design specifications in section 4.4.2, the input swing should be $[-0.4V, 0.4V]$. Therefore, $V_{DS1} = 0.4V$ is allocated to $M_{1a} - M_{6a}$ and $M_{1b} - M_{6b}$. From the remaining voltage, $V_{DS9} = 0.3V$ is allocated to the current supplies (M_{9a} and M_{9b}) and $V_{DS7} = 0.1V$ is allocated to the degeneration transistors (M_{7a} , M_{8a} , M_{7b} , M_{8b}). Considering the linear range, $V_{DS1} - V_{OD1} > 0.2V$ is required for $M_{1a} - M_{6a}$ and $M_{1b} - M_{6b}$. Hence, $V_{OD1} = 0.1V$ is allocated to $M_{1a} - M_{6a}$ and $M_{1b} - M_{6b}$.

The length of the current source transistors (M_{9a} and M_{9b}) must be larger than the minimum length to reduce the channel-length modulation effect. Based on the equation (5.19), increasing the length reduces the supply current. Thus, either the width or the overdrive voltage must increase to provide the required current. Since increasing width and length together is not an area efficient solution, the overdrive voltage is selected to be $V_{OD9} = 0.2V$.

Considering the power budget (section 4.4.1), $I_{Multiplier} = 80 \mu A$ is allocated to each of the current sources (M_{9a} and M_{9b}). Thus, each of the transistors in the bottom differential pairs ($M_{5a} - M_{8a}$ and $M_{5b} - M_{8b}$) carries a current of $40 \mu A$. Therefore, each of the transistors in the top differential pairs ($M_{1a} - M_{4a}$ and $M_{1b} - M_{4b}$) carries a current of $20 \mu A$.

With the bias current and overdrive voltage of each transistor known, the aspect ratios of the transistors in the saturation region can be determined from

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} V_{OD}^2 \quad (5.41)$$

Also, the aspect ratios of the transistors in the triode region can be determined from

$$R_{on} = \frac{1}{\mu C_{ox} \frac{W}{L} V_{OD}} \quad (5.42)$$

To minimize the device capacitances, the minimum length ($0.2 \mu m$) was chosen for all transistors except M_{9a} and M_{9b} . Table 5-1 shows the aspect ratios of the initial design which satisfies the swing and power budget specifications.

Table 5-1: initial aspect ratios of the complex multiplier

Transistor	$M_{1a} - M_{4a}$	M_{5a}, M_{6a}	M_{7a}, M_{8a}	M_{9a}	M_{10a}, M_{11a}	M_{12a}, M_{13a}
	$M_{1b} - M_{4b}$	M_{5b}, M_{6b}	M_{7b}, M_{8b}	M_{9b}	M_{10b}, M_{11b}	M_{12b}, M_{13b}
$\frac{W}{L} \left(\frac{\mu m}{\mu m} \right)$	$\frac{3}{0.2}$	$\frac{6}{0.2}$	$\frac{3}{1.6}$	$\frac{10}{0.8}$	$\frac{12}{0.2}$	$\frac{4}{0.8}$

As it will be explained in section 6.2, devices with larger channel area (WL) provide better matching. In order to maintain a constant overdrive voltage, width and length of each transistor must scale together. Since $M_{1a} - M_{8a}$ and $M_{1b} - M_{8b}$ appear in the signals paths, their maximum lengths are determined by the bandwidth requirement ($BW > 20\text{MHz}$). Table 5-2 shows the final aspect ratios.

Table 5-2: final aspect ratios of the complex multiplier

Transistor	$M_{1a} - M_{4a}$	M_{5a}, M_{6a}	M_{7a}, M_{8a}	M_{9a}	M_{10a}, M_{11a}	M_{12a}, M_{13a}
	$M_{1b} - M_{4b}$	M_{5b}, M_{6b}	M_{7b}, M_{8b}	M_{9b}	M_{10b}, M_{11b}	M_{12b}, M_{13b}
$\frac{W}{L} \left(\frac{\mu m}{\mu m} \right)$	$\frac{15}{1}$	$\frac{30}{1}$	$\frac{3}{1.6}$	$\frac{50}{4}$	$\frac{60}{1}$	$\frac{4}{0.8}$

The maximum output swing is achieved by choosing the CM levels $V_1 = V_3 = 1V$, $V_2 = V_4 = 1.5V$, and the bias voltage $V_{bias} = 0.6V$. Thereby, M_{9a} and M_{9b} each provide $66\mu A$. The power consumption of the complex multiplier is $239\mu W$.

Figure 5.14 shows the transfer characteristics of the designed circuit for various multiplication coefficients. Variations of the differential input (ΔV_1) and differential output (ΔV_{out}) signals are given on the horizontal and vertical axes respectively. Changing the multiplication coefficient (ΔV_2) changes the slope of the transfer characteristic. According to these characteristics, the designed circuit has a linear multiplication range of $[-0.3V, 0.3V]$.




Figure 5-14: Transfer characteristic of the Gilbert cell multiplier simulated in SPICE

5.3 Discrete-Time Integrator

The signal at the output of the multiplier is piecewise continuous. For an N-point DFT, the amplitude of N pieces must be summed together. Accordingly, a discrete-time integrator that takes samples of each piece and provides their sum is required. The discrete-time integrator was first realized by replacing the resistor in the Operational amplifier (Op-amp) integrator (i.e. continuous-time integrator) with a capacitor and two MOS switches (Figure 5.15) [106]. The nonoverlapping complementary clock signals (φ_1 and φ_2) that control the circuit are shown in Figure 5.15(c). When the clock signal is high, the transistor is in the triode region. Thus, the transistor operates as a resistor and conducts current. Therefore, the switch turns on as the clock signal goes high. In the sampling mode S_1 is on and C_S absorbs a charge equal to $C_S V_{in}$. In the integration mode S_2 is on and C_S deposits its charge on C_I .




Figure 5-15: (a) continuous-time integrator (b) discrete-time integrator (c) timing diagram of circuit (b) [80]

The equivalent capacitance of the parasitic capacitors that affect the output is represented by the C_p . Sensitivity of the output to C_p can be reduced by enlarging the sampling and integrating capacitors. Therefore, this integrator demands large layout area which is unsuitable for Very Large Scale Integration (VLSI) circuits. The design of a switched-capacitor (SC) integrator that is insensitive to the parasitic capacitors is discussed in the following sections.

5.3.1 Analysis of the Parasitic-Insensitive Integrator

A parasitic-insensitive switched-capacitor (SC) integrator [106, 107] is shown in Figure 5.16(a). In the sampling mode (Figure 5.16(b)), S_1 and S_3 are on and S_2 and S_4 are off. Thereby, the sampling capacitor (C_s) absorbs a charge equal to $C_s V_{in}$ while the integrating capacitor (C_I) holds the previous value. The channel charge injection in the transition from the sampling mode to the integration mode (Figure 5.16(c)) can be alleviated by proper switch timing. To this end, S_3 turns off first, then S_1 turns off, and finally S_2 and S_4 turn on (Figure 5.17). Since the output voltage is measured after node

P is connected to ground, the final value of V_p is fixed (zero). Thus, the charge injection or absorption of S_1 and S_2 does not affect the output voltage. Moreover, the voltage across the junction capacitance of S_3 and S_4 changes from near zero in the sampling mode to virtual ground in the integration mode. Since this voltage variation is very small, the charge stored on the junction capacitance is negligible. Consequently, only a constant charge from S_3 is injected onto C_s which introduces a constant offset at the output. This offset is suppressed by the differential operation [80]. The parasitic capacitor C_{p1} is periodically switched between the input and ground. Also, the parasitic capacitor C_{p2} is periodically switched between the virtual ground and ground. Hence, C_{p1} and C_{p2} do not deliver any charge to C_I . Therefore, the output voltage is insensitive to the parasitic capacitors. Accordingly, there is no need to alleviate the effect of parasitic capacitors by enlarging C_s and C_I . Thus, the parasitic-insensitive SC integrator is area efficient [108, 109].




Figure 5-16: (a) Parasitic-insensitive integrator (b) circuit of (a) in sampling mode, (c) circuit of (a) in integration mode [80]




Figure 5-17: timing diagram of the parasitic-insensitive integrator

The transfer function of the SC integrator is obtained from the charge-conversion analysis. In this analysis, $Q[t]$ is the total charge stored at instant t . Also, the input and output voltages at instant t are denoted by $V_{in}[t]$ and $V_{out}[t]$. Accordingly [110],

$$Q[(n-1)T_{ck}] = V_{in}[(n-1)T_{ck}]C_S + V_{out}[(n-1)T_{ck}]C_I \quad (5.43)$$

$$Q\left[\left(n-\frac{1}{2}\right)T_{ck}\right] = (0)C_S + V_{out}\left[\left(n-\frac{1}{2}\right)T_{ck}\right]C_I \quad (5.44)$$

From the charge conservation $Q[(n-1/2)T_{ck}] = Q[(n-1)T_{ck}]$; thus,

$$V_{out}\left[\left(n-\frac{1}{2}\right)T_{ck}\right]C_I = V_{in}[(n-1)T_{ck}]C_S + V_{out}[(n-1)T_{ck}]C_I \quad (5.45)$$

The charge stored on C_I is constant during φ_1 ; hence

$$V_{out}[nT_{ck}] = V_{out} \left[\left(n - \frac{1}{2} \right) T_{ck} \right] \quad (5.46)$$

Combining equations (5.45) and (5.46) gives

$$V_{out}[nT_{ck}] = V_{in}[(n-1)T_{ck}] \frac{C_S}{C_I} + V_{out}[(n-1)T_{ck}] \quad (5.47)$$

which is the difference equation representation of the discrete-time integrator that was given in the chapter 3. The z-transform of this difference equation is

$$V_{out}(z) = \frac{C_S}{C_I} z^{-1} V_{in}(z) + z^{-1} V_{out}(z) \quad (5.48)$$

Thereby, the transfer function of the parasitic-insensitive SC integrator is

$$H(z) = \frac{V_{out}(z)}{V_{in}(z)} = \frac{C_S}{C_I} \frac{z^{-1}}{1 - z^{-1}} \quad (5.49)$$

5.3.2 Speed and Precision Considerations

Since capacitors take infinite time to be fully charged, the output is measured when it is settled within a certain error band [111]. Thus, it is essential to consider the speed-precision trade-off in designing the integrator. For this purpose, the time constant of the circuit in each mode of operation must be calculated. In the sampling mode (Figure 5.16(b)) [80],

$$\tau_{sam} = (R_{on1} + R_{on3})C_S \quad (5.50)$$

where R_{on} is the on-resistance of the switch (i.e. transistor in the triode region).

Hence,

$$\tau_{sam} = \frac{C_S}{\mu_n C_{ox}(W/L)} \left(\frac{1}{(V_{DD} - V_{in} - V_{TH})} + \frac{1}{(V_{DD} - V_{TH})} \right) \quad (5.51)$$

which indicates that a smaller sampling capacitor and a larger W/L yield higher sampling frequency. However, as the switch turns off, R_{on} generates thermal noise which is stored on the C_S . The RMS voltage of the sampled noise is [112]

$$v_n = \sqrt{kT/C_S} \quad (5.52)$$

where k is the Boltzmann constant, and T is the absolute temperature. On the other hand, the channel charge injection introduces an error to the sampled voltage which is [80]

$$\Delta V \propto \frac{WLC_{ox}}{C_S} \quad (5.53)$$

Therefore, C_S must be sufficiently large to achieve a low noise and a low error. Since the effect of the channel charge injection is alleviated by the switch timing, it is possible to increase the speed by enlarging W .

Figure 5.18 depicts the equivalent circuit of Figure 5.16(c). The output resistance of the op-amp is denoted by R_{out} .




Figure 5-18: equivalent circuit of the parasitic-insensitive integrator in integration mode

$V_i = -V_{in}$; thus, KCL at the output node gives

$$(-V_{in}A_v - V_{out}) \frac{1}{R_{out}} = V_{out} \frac{C_I C_S}{C_I + C_S} s \quad (5.54)$$

Thereby,

$$\frac{V_{out}}{V_{in}}(s) = \frac{-A_v}{1 + \frac{C_I C_S}{C_I + C_S} R_{out} s} \quad (5.55)$$

Hence, the time constant in the integration mode is

$$\tau_{int} = \frac{C_I C_S}{C_I + C_S} R_{out} \quad (5.56)$$

which indicates that an op-amp with smaller R_{out} yields higher integrating frequency. However, A_v is directly proportional to R_{out} . As explained in chapter 4, smaller A_v yields lower SNDR. Accordingly, there is a trade-off between the speed and precision requirements in the integration mode.

Differential amplifier is the simplest op-amp topology. Gain of the differential amplifier is relatively low. Adding cascode devices to the differential amplifier increases its output impedance. Thereby, differential cascode topologies attain higher gain than the differential amplifier. It is also possible to further increase the output impedance by gain boosting. However, as mentioned earlier, increasing the output impedance reduces the speed of the integrator. Moreover, higher gain in these configurations comes at the cost of higher power dissipation, lower output swing, and additional poles. Another method of increasing the gain of a differential amplifier is to add a second stage to it. The gain of the two-stage op-amp is comparable with that of a cascode op-amp. However, the speed of the two-stage op-amp is lower than the speed of a cascode op-amp [80].

The objective is to design an analogue DFT processor with lower power consumption than the digital FFT processor. Considering the power budget and the above comparison between the principal op-amp topologies, the differential amplifier has been selected. For the differential amplifier in Figure 5.19 $|A_v| = G_m R_{out} = g_{m2}(r_{o2} || r_{o4})$, where g_{mx} and r_{ox} are the transconductance and the output resistance of M_x , respectively. Therefore, the speed and precision requirements in the integration mode can be met by increasing G_m instead of R_{out} . $G_m = \sqrt{\mu_n C_{ox}(W/L)I_{SS}}$; hence, G_m can be increased by choosing a larger aspect ratio for the input transistors or increasing the supply current. Increasing W/L increases the input capacitance and reduces the speed; thus, I_{SS} has to be increased.




Figure 5-19: differential amplifier with single-ended output [80]

τ_{int} only determines the time-domain response of the small-signal. For large-signal, speed is limited by the slew rate. Slewing is a nonlinear phenomenon that distorts the output. In order to calculate the slew rate, the op-amp of Figure 5.16(c) is replaced by the differential amplifier (Figure 5.20). Slewing occurs when the sampled voltage $|V_s|$ is so large that one transistor (M_1 or M_2) carries the entire I_{SS} and the other transistor turns off [80].




Figure 5-20: Slewing in the op-amp [80]

Since the feedback loop is broken, the output voltage is [80]

$$|V_{out}(t)| = I_{SS} \left(\frac{C_S + C_I}{C_S C_I} \right) t \quad (5.57)$$

Slew Rate (SR) is the slope of the output voltage.

$$SR = I_{SS} \left(\frac{C_S + C_I}{C_S C_I} \right) \quad (5.58)$$

Output voltage of the integrator during the n th integration period is [113]

$$V_{out}(t) = V_{out}(nT_{ck} - T_{ck}) + \alpha V_s \left(1 - e^{-\frac{t}{\tau_{int}}} \right) \quad 0 < t < \frac{T_{ck}}{2} \quad (5.59)$$

where, $V_s = V_{in}(nT_{ck} - T_{ck}/2)$ and α is the integrator leakage. Maximum slope of the output voltage is

$$\left. \frac{dV_{out}}{dt} \right|_{t=0} = \frac{\alpha V_s}{\tau_{int}} \quad (5.60)$$

In order to prevent slewing, the maximum slope of the V_{out} must be lower than the SR [113]. Hence,

$$\frac{\alpha V_s}{R_{out}} < I_{SS} \quad (5.61)$$

Thus, the lower limit of I_{SS} is $\alpha V_s / R_{out}$ while its upper limit is determined by the power budget.

5.3.3 Circuit Realization

Based on the Nyquist theorem, the sampling frequency must be at least twice the signal frequency. Since the DFT processor should support WiFi and WiMAX standards, the maximum signal frequency is 20 MHz. Thus, the maximum sampling frequency is considered to be 80 MHz. Settling time of the op-amp is

$$T_{set} \approx 5\tau_{int} \quad (5.62)$$

The durations of the sampling mode and integration mode must be equal; thus, τ_{int} can be replaced by τ_{sam} . Thereby, the unity gain bandwidth of the op-amp must be at least five times greater than the sampling frequency [114].

$$f_U \geq 5f_s \quad (5.63)$$

The output of the integrator should be sampled at $(N + 1/2) T_{ck}$, when the DFT computation is complete. As the DFT length (N) increases, more samples should be stored on the C_I . Thus, the required C_I for the WiMAX standard becomes prohibitively large. Large capacitors demand large layout area. More importantly, due to the fact that the gain of the integrator is inversely proportional to the C_I , increasing the value of C_I attenuates the signal. The attenuation might be so severe that ADC cannot detect the signal. Thus, the upper limit of C_I is determined by the quantization level of ADC. To overcome this problem, the DFT sum is broken into partial sums (equation (5.64)) and C_I is discharged after each partial sum is calculated. The results of partial sums can be added together in the Digital Signal Processor (DSP).

$$X(k) = \sum_{n=0}^{N-1} x(n) W_N^{nk} = \sum_{n=0}^{M-1} x(n) W_N^{nk} + \sum_{n=M}^{2M-1} x(n) W_N^{nk} + \dots + \sum_{n=N-M}^{N-1} x(n) W_N^{nk} \quad (5.64)$$

To discharge C_I at φ_M , S_5 and S_6 connect both sides of C_I to the input CM level of the Op-amp (Figure 5.21). In Figure 5.21, the input CM level of the Op-amp is shown by the ground symbol.




Figure 5-21: Parasitic-insensitive integrator with reset switches

Since $C_I \gg C_S$, C_I cannot be fully discharged during the sampling time of C_S . Therefore, the number of integrators is doubled so that multipliers can switch between two integrators. Thereby, one integrator is calculating a partial sum while the output of the other integrator is being read.

Input of the integrator is connected to the output of the complex multiplier. Thus, the input CM level of the op-amp (Figure 5.19) is equal to the output CM level of the complex multiplier ($V_{in,CM} = 1.2V$). In order to keep M_2 in the saturation region, the output voltage should be $V_{out} \geq V_{in,CM} - V_{TH2}$. With $V_{TH2} = 0.6V$, the output voltage should be $V_{out} \geq 0.6V$. Hence, $V_{out} = 1.2V$ is selected. Since $V_{out} = V_{DD} - |V_{GS3}|$ and $|V_{TH3}| = 0.4V$, the overdrive voltage of M_3 is $|V_{OD3}| = 0.2V$.

Gain of the op-amp is $A_v = -g_{m1}(r_{O1} || r_{O3})$. Also, $g_{m1} = 2I_{D1}/V_{OD1}$. Therefore, $V_{OD1} = 0.1V$ is selected to achieve a high gain. $V_{OD5} = 0.2V$ is allocated to M_5 . Considering the power budget (section 4.4.1), $I_{Single-ended\ integrator} = 50\ \mu A$ is allocated to M_5 . With the bias current and overdrive voltage of each transistor known, the aspect ratios of the transistors can be determined. To minimize the device capacitances, the minimum length ($0.2\ \mu m$) was chosen for all transistors except M_5 . Table 5-3 shows the aspect ratios of the initial design which satisfies the swing and power budget specifications.

Table 5-3: initial aspect ratios of the op-amp

Transistor	$M_1 - M_2$	$M_3 - M_4$	M_5
$\frac{W}{L} \left(\frac{\mu m}{\mu m} \right)$	$\frac{2}{0.2}$	$\frac{4}{0.2}$	$\frac{8}{0.8}$

Since $g_m r_o \propto \sqrt{WL/I_D}$, gain can be increased by increasing the width and length of the transistors [80]. Since $M_1 - M_4$ appear in the signal path, their maximum lengths are determined by the bandwidth requirement ($f_U = 400 \text{ MHz}$).

Based on the equations 5.51 and 5.53, switches of the integrator (Figure 5.21) must have large W/L and small WL . Hence, the minimum length is chosen for switches. Thereby, the width of $1 \mu m$ is required to yield $f_s \geq 80 \text{ MHz}$. Since the source and drain terminals may interchange, the bulk terminal of the NMOS switches must be connected to the ground. Table 5-4 shows the final aspect ratios. By selecting $V_{bias} = 0.6V$, M_5 provides $54 \mu A$.

Table 5-4: final aspect ratios of the parasitic-insensitive integrator

Transistor	$M_1 - M_2$	$M_3 - M_4$	M_5	$S_1 - S_6$
$\frac{W}{L} \left(\frac{\mu m}{\mu m} \right)$	$\frac{10}{1}$	$\frac{20}{1}$	$\frac{40}{4}$	$\frac{1}{0.2}$

$C_S = 50fF$ is selected because it is the smallest capacitor that holds the sampled voltage without dropping due to charge leakage. C_I must be at least ten times bigger than C_S , otherwise the circuit in Figure 5.21 acts as a Low Pass Filter (LPF) instead of an integrator. Figure 5.22 shows the output of a differential parasitic-insensitive integrator that sums 8 pieces of the piecewise continuous signal ($M = 8$). This integrator is realized with $C_I = 1pF$. The power consumption of the differential integrator is $395 \mu W$. While $\varphi_M = 0V$, the differential integrator is in the integration mode (C_I is charging). While $\varphi_M = 2V$, the differential integrator is in the reset mode (C_I is discharging).




Figure 5-22: output of a differential parasitic-insensitive integrator simulated in SPICE

5.4 Real-Time Recursive DFT Processor

As mentioned in the previous section, the DFT sum is broken into partial sums to overcome the limitation on C_I . To determine the maximum value of M in equation 5.64, the impact of C_I on the DFT processor performance must be analysed. For the purpose of this analysis, the analogue multiplier and the parasitic-insensitive integrator that were designed in previous sections are used to realize the real-time recursive DFT processor. An OFDM signal with QPSK modulation was applied to the input of the processor. SNDR curves of 8-point DFT with ideal devices were obtained for different values of C_I (Figure 5.23). The SNDR curve of an 8-point DFT with ideal integrators (integrations are performed by MATLAB) is also shown in Figure 5.23.




Figure 5-23: The SNDR curves of real-time recursive DFT processors with ideal devices

These results indicate that in the absence of mismatch the DFT processor with larger C_I provides higher SNDR at low signal levels (input magnitude ≤ -25 dBV). At high signal levels (input magnitude > -25 dBV), however, the DFT processor with larger C_I is more susceptible to the Op-amp saturation.

Using the device mismatch model that is provided in chapter 6, the impact of C_I on the performance of the DFT processor is analysed (Figure 5.24). These results indicate that in the presence of device mismatch the DFT processor with larger C_I is more susceptible to noise and distortion at low signal levels. This inference is in contrast to the inference from DFT with ideal devices (Figure 5.23). Reduction of the SNDR with C_I increase is due to the fact that a DFT with larger C_I has a lower gain. The dynamic range and the peak SNDR of DFT processors with $C_I = 500$ fF and $C_I = 1$ pF are almost the same. By selecting $C_I = 1$ pF, the maximum length of partial sums in equation (5.64) becomes $M = 8$.




Figure 5-24: SNDR curves of real-time recursive DFT processors in the presence of device mismatch

For multi-standard radio applications, DFT processor should compute Fourier transform with various lengths. Hence, the impact of the transform length on the DFT processor performance must be analysed. For the purpose of this analysis, an OFDM signal with BPSK modulation was applied to the input of the processor. Figure 5.25 shows the SNDR curves of 8-point DFT and 16-point DFT with ideal devices. As mentioned earlier $M = 8$. Hence, the 16-point DFT is calculated by breaking the DFT sum into two partial sums and adding the results of partial sums in MATLAB (equation (5.64)). Results of this analysis indicate that in the absence of mismatch increasing the transform length does not affect the performance of the recursive DFT processor.




Figure 5-25: SNDR curves of real-time recursive DFT processors with different transform lengths

5.5 Accuracy of the Results

Figure 5.26 shows the design and verification steps that must pass to create an Integrated Circuit (IC). The architectural design was explained in chapter 3. The behavioural models and the system-level performance analysis were covered in chapter 4. This chapter and chapter 6 provide the circuit design and the circuit-level performance analysis.




Figure 5-26: steps in the integrated circuit design flow [115]

Interconnects properties (i.e. series resistance and parallel capacitance) impact the performance of the circuit. For long interconnects, the parasitic resistance and capacitance cause signal delay. Also, the series resistances in supply and ground lines create dc and transient voltage drops. Besides, charging extra capacitances increases the power consumption. To increase the accuracy of the circuit model, parasitic devices should be extracted from the layout design and annotated on the pre-layout schematic netlist [80].

The physical verification step requires the access to the design rules for layout. Since the Process Design Kit (PDK) was not available, results of the pre-layout simulations are provided in this chapter and in the next chapter. For frequencies below 100 MHz, results of the pre-layout simulations are in good agreement with the experimental results [116]. The sampling frequency of the Switched-Capacitor integrator is $f_s = 80 \text{ MHz}$. Hence, results of the circuit-level performance analysis are reliable.

5.6 Summary

The real-time recursive DFT processor is realized by analogue multipliers in conjunction with switched capacitor integrators. Differential circuits have an odd-symmetric input/output characteristic; hence, they do not produce even harmonics. Accordingly, to enhance the nonlinearity cancellation, a fully differential configuration is used. The advantage of the proposed design approach over the previous designs is that it is both reconfigurable and area efficient. In this chapter, speed-power-accuracy trade-offs in circuits with ideal devices has been discussed. In order to analyse the impact of the transform length on the DFT processor performance, an 8-point DFT and a 16-point DFT were simulated with ideal devices. Results of this analysis indicate that in the absence of mismatch increasing the transform length does not affect the performance of the recursive DFT processor. The performance of the real-time recursive DFT processor in the presence of device mismatch will be analysed in the next chapter.

Chapter 6

DEVICE MISMATCH ANALYSIS AND RESULTS

In the previous chapter, the real-time recursive DFT processor was simulated with perfectly symmetric circuits. In reality, however, uncertainties in the manufacturing process lead to mismatch between nominally identical devices. In this chapter, the impact of device mismatch on the performance of the circuit is analysed. To this aim, first the mismatch models available in the open literature are reviewed. Then, the design tradeoffs that impose limitations on the performance of analogue signal processors are explained. Next, the effect of technology scaling on mismatch is discussed. Results of the mismatch analysis are presented and compared with previous work. Finally, some techniques that can mitigate the effect of device mismatch are briefly described.

6.1 MOS Transistor Matching Models

Generally, process mismatch analysis is based on global and local variations. Global mismatch is the total variation over a wafer or a batch. Local mismatch occurs between adjacent devices on the same chip. For a matched pair of MOS transistors, threshold voltage differences ΔV_{TH} and current factor differences $\Delta\beta$ ($\beta = \mu C_{ox}W/L$) are the dominant sources of mismatch [117].

Pelgrom's mismatch model [117] describes the behaviour of ΔV_{TH} and $\Delta\beta$ as the spatial variations of device parameters

$$\sigma^2(\Delta V_{TH}) = \frac{A_{V_{TH}}^2}{WL} + S_{V_{TH}}^2 D^2 \quad (6.1)$$

$$\frac{\sigma^2(\Delta\beta)}{\beta^2} = \frac{A_W^2}{W^2L} + \frac{A_L^2}{WL^2} + \frac{A_\mu^2}{WL} + \frac{A_{C_{ox}}^2}{WL} + S_\beta^2 D^2 \approx \frac{A_\beta^2}{WL} + S_\beta^2 D^2 \quad (6.2)$$

where A_P is the area proportionality constant for parameter P , S_P is the variation of parameter P with spacing D , W is the effective width and L is the effective length of the channel, μ is the mobility of charge carriers, and C_{ox} is the gate oxide capacitance per unit area. Equations (6.1) and (6.2) show that local variations decrease as the effective channel area (WL) increases; whereas global variations ($S_{V_{TH}}$ and S_β) are independent of the device dimensions.

Since the advent of the submicron technologies, more accurate mismatch models have been proposed [118, 119]. However, these models require the access to the standard cell libraries and Process Design Kit (PDK). Similarly, global variations of the Pelgrom's mismatch model require the access to the design rules for layout. Since the design of analogue circuits is based on the device size, local variations are the main focus of attention for circuit designers. Hence, in the absence of the standard cell libraries and PDK, the experimental data available in the open literature was used to model the local variations described by Pelgrom.

Combining (6.1) and (6.2) yields the drain current mismatch in the saturation region [120, 121]

$$\frac{\sigma^2(\Delta I_D)}{I_D^2} = 4 \frac{\sigma^2(\Delta V_{TH})}{(V_{GS} - V_{TH})^2} + \frac{\sigma^2(\Delta\beta)}{\beta^2} \quad (6.3)$$

As explained in chapter 5, signal swing requirements limit the overdrive voltage of each transistor to less than $0.65 V$. For $(V_{GS} - V_{TH}) < 0.65 V$, ΔV_{TH} is the main source of the drain current mismatch [120, 121]. Thus, the contribution of the $\Delta\beta$ mismatch can be neglected. In conclusion, a simplified version of the Pelgrom's mismatch model can be used.

$$\sigma^2(\Delta V_{TH}) = \frac{A_{V_{TH}}^2}{WL} \quad (6.4)$$

6.2 MOS Transistor Optimum Matching

Pelgrom's model describes the ΔV_{TH} mismatch with a variance inversely proportional to the effective transistor channel area (WL). Accordingly, mismatch can be reduced by increasing the effective channel area. The effective channel dimensions are defined as

$$W_{eff} = W_{drawn} - 2W_D \quad (6.5)$$

$$L_{eff} = L_{drawn} - 2L_D \quad (6.6)$$

where W_{drawn} and L_{drawn} are the layout dimensions, L_D is the side diffusion of source and drain, and W_D is the field oxide encroachment upon the channel. A short channel (large W_{drawn}/L_{drawn}) and a narrow channel (small W_{drawn}/L_{drawn}) for devices with equal drawn areas are shown in Figure 6.1. Since a narrow channel has larger effective area than a short channel, devices with smaller W/L provide better matching. Optimum matching is achieved when [122]

$$\frac{W_{drawn}}{L_{drawn}} = \frac{W_D}{L_D} \quad (6.7)$$




Figure 6-1: Equal drawn area devices (a) short channel (b) narrow channel

Moreover, considering the ΔV_{TH} variation, drain current in the saturation region can be expressed as

$$I_D = \frac{\mu C_{ox} W}{2} \frac{W}{L} (V_{GS} - V_{TH} - \Delta V_{TH})^2 \quad (6.8)$$

Expanding the square term gives

$$I_D = \frac{\mu C_{ox} W}{2} \frac{W}{L} (V_{GS} - V_{TH})^2 - \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) \Delta V_{TH} + \frac{\mu C_{ox} W}{2} \frac{W}{L} \Delta V_{TH}^2 \quad (6.9)$$

First term is the ideal drain current. Last term is negligible due to small ΔV_{TH}^2 . Hence, second term is the dominant mismatch, which can be reduced by minimizing the W/L aspect ratio. In summary, sensitivity to ΔV_{TH} mismatch is minimized by minimizing W/L and maximizing WL [59]. These conditions can be met if the channel length is maximized. Tradeoffs that impose an upper limit on the channel length will be discussed in the next section.

6.3 Impact of Mismatch on the Performance Tradeoffs

In the previous section, it has been discussed that mismatch can be reduced by increasing the channel area. However, tradeoffs in the design of the analogue circuits impose an upper limit on the device area. In view of the power budget and system specifications, circuit designers must investigate the optimal design.

In the presence of mismatch, circuits that were designed in chapter 5 (the multiplier and the op-amp of the SC integrator) suffer from dc offset at their output. The output dc offset can be defined as the input-referred offset voltage that makes the output voltage zero. Hence, accuracy (ACC) can be measured by [121]

$$ACC = \frac{V_{in\ RMS}}{3\sigma(V_{OS})} \quad (6.10)$$

where $V_{in\ RMS}$ is the RMS of the input signal, and V_{OS} is the input-referred offset voltage of the circuit (multiplier or op-amp). Since V_{OS} is strongly dependent on the contribution of the input differential pair [121],

$$ACC \approx \frac{V_{in\ RMS}\sqrt{WL}}{3A_{VTH}} \quad (6.11)$$

where W and L are the width and length of the input devices, respectively. Hence, accuracy can be improved by increasing the channel area. However, increasing the device area increases the input capacitance [121]

$$C_{in} = \frac{C_{gs}}{2} = \frac{1}{2} \cdot \frac{2C_{ox}WL}{3} \quad (6.12)$$

where C_{in} is the input capacitance of the circuit (multiplier or op-amp), and C_{gs} is the junction capacitance between the gate and the source of the input device.

Combining (6.11) and (6.12) yields

$$ACC^2 \approx \frac{C_{in} V_{in\,RMS}^2}{3C_{ox}A_{VTH}^2} \quad (6.13)$$

The energy stored on the input capacitor is calculated by [55]

$$E = \frac{1}{2} C_{in} V_{in\,RMS}^2 \quad (6.14)$$

Hence, the power consumption of the circuit (multiplier or op-amp) is

$$P = \frac{E}{\tau} = \frac{f C_{in} V_{in\,RMS}^2}{2} \quad (6.15)$$

where τ and f are the time constant and the operating frequency of the circuit, respectively. Combining (6.13) and (6.15) yields

$$P \approx \frac{3}{2} f C_{ox} A_{VTH}^2 ACC^2 \quad (6.16)$$

Replacing the operating frequency with the circuit bandwidth gives

$$\frac{BW ACC^2}{P} \approx \frac{2}{3C_{ox}A_{VTH}^2} \quad (6.17)$$

which is the bandwidth-accuracy-power trade-off of the circuit (multiplier or op-amp). This trade-off is only determined by the technology parameters $C_{ox}A_{VTH}^2$ and circuit designer has no influence on the overall trade-off. Increasing the device area increases both accuracy and input capacitance (equations (6.11) and (6.12)). For constant power, as input capacitance increases, operating frequency decreases (equation (6.15)). Thus, increasing the accuracy reduces the bandwidth.

Multiplications are performed at 20MHz. Based on the results of the simulations in the previous chapter, the power consumption of the real multiplier is 120 μ W. Hence, accuracy of the multiplier is

$$ACC_M^2 \approx \frac{4 \times 10^{-12}}{C_{ox}A_{VTH}^2} \quad (6.18)$$

On the other hand, the single-ended integrator operates at 80MHz and consumes 198 μ W power. Thus, accuracy of the op-amp is

$$ACC_{Op}^2 \approx \frac{1.65 \times 10^{-12}}{C_{ox}A_{VTH}^2} \quad (6.19)$$

Hence, the technology parameters $C_{ox}A_{VTH}^2$ have more impact on ACC_{Op}^2 than ACC_M^2 .

6.4 Impact of Technology Scaling on the Mismatch

Technology scaling reduces the gate oxide thickness (t_{ox}) and increases the substrate doping level. Reduction in the t_{ox} reduces the A_{VTH} . However, increase in the substrate doping level increases the A_{VTH} [117, 123].

The reduction in the power supply voltage by technology scaling leads to the reduction in the power consumption and signal swing. Reduction in the signal swing leads to a quadratic reduction in the dc accuracy, while power consumption is reduced linearly.

Linear reduction of A_{VTH} with feature size implies that deeper submicron technologies have better matching for devices occupying a constant area. However, quadratic reduction in the dc accuracy is more significant than the linear reduction of A_{VTH} [121].

6.5 Mismatch Analysis Results

Sensitivity of the real-time recursive DFT processor to device mismatch is analysed using the Pelgrom's model described in section 6.1. Accordingly, the ΔV_{TH} random variation has a normal distribution with zero mean and a variance described by the equation (6.4). Thereby, a pair of matched devices named M_1 and M_2 , with δV_{THi} random variation for each device, has random difference $\Delta V_{TH} = \delta V_{TH1} - \delta V_{TH2}$. Hence, variance of each device is

$$\sigma^2(\delta V_{THi}) = \frac{A_{V_{TH}}^2}{2WL} \quad (6.20)$$

V_{TH} mismatch is modelled by an error voltage source in series with the gate of the ideal device (Figure 6.2). The $A_{V_{TH}}$ proportionality constant is extracted from the experimental results of a study on the TSMC $0.18\mu m$ mixed signal CMOS technology with 1.8V supply voltage [124]. Based on this study, a device with cross-coupled layout configuration has the minimum $A_{V_{TH}}$. Thus, assuming that the layout configuration is cross-coupled, $A_{V_{TH}} = 1.7mV\mu m$ for NMOS and $A_{V_{TH}} = 1.74mV\mu m$ for PMOS are used in the device mismatch analysis.




Figure 6-2: Modeling V_{TH} variations using a DC voltage source in series with the MOS gate terminal

The Monte Carlo analysis is performed for the real-time recursive DFT processors of length 8 and 16. For the purpose of this analysis, OFDM signals with BPSK and QPSK modulations are generated by MATLAB/Simulink. The MATLAB code and the SPICE netlist are available in Appendix B. The results of the Monte Carlo analysis for the BPSK modulated signal are shown in Figure 6.3.




Figure 6-3: Mismatch analysis results of the real-time recursive DFT processor of length 8

Table 6-1 gives the statistics of the Monte Carlo analysis. The dynamic ranges are obtained by measuring the width of the SNDR curves at the minimum required SNDR. According to Table 4-1, the minimum receiver SNDR requirements for the OFDM signals with BPSK and QPSK modulations are 3 dB and 5 dB, respectively. As explained in section 4.2, the minimum required dynamic range for the BPSK and QPSK modulated signals are 34 dB and 36 dB, respectively.

Table 6-1: Summary of the Monte Carlo analysis for the recursive DFT processors of length 8

(dB)	Dynamic range		Peak SNDR	
	BPSK	QPSK	BPSK	QPSK
Mean	36.3	33.2	22.5	22.3
Standard deviation	1.6	1.6	1.3	1.3

For BPSK modulated signal, the dynamic range histograms of the 8-point DFT processor and the 16-point DFT processor are shown in Figure 6.4 and Figure 6.5, respectively. The average dynamic range of the 16-point DFT processor is 33.4dB. Hence, doubling the length of the DFT processor reduces the average dynamic range by 3dB. For QPSK modulated signal, the dynamic range histogram of the 8-point DFT processor is depicted in Figure 6.6. Table 6-2 provides the results of the yield prediction.




Figure 6-4: dynamic range histogram of the 8-point DFT processor for BPSK modulated signal




Figure 6-5: dynamic range histogram of the 16-point DFT processor for BPSK modulated signal




Figure 6-6: dynamic range histogram of the 8-point DFT processor for QPSK modulated signal

Table 6-2: Summary of the yield prediction for the recursive DFT processors of length 8 and 16

DFT Length	BPSK	QPSK
8	97.5 %	8.9 %
16	43.4 %	–

Table 6-3 compares the performance of the proposed architecture with an analogue FFT processor. For the purpose of this comparison, OFDM signal with BPSK modulation is used. Also, dynamic range is measured at 7 dB which is the minimum required SNDR for the DT FFT. Dynamic range and peak SNDR of the proposed architecture are 20.7dB and 13.5dB less than the DT FFT processor, respectively.

Table 6-3: Performance comparison of the analogue Fourier Transform processors

Performance Metric	Proposed DFT	DT FFT [57]
CMOS Technology	180 nm	130 nm
Supply Voltage	1.8 V	1.2 V
Input Frequency	20 MHz	1 GHz
Operating Frequency	80 MHz	100 MHz
Length	8	8
Peak SNDR	22.5 dB	36 dB
Dynamic Range	28.3 dB	49 dB
Power Consumption	10 mW	25 mW

As explained in chapter 5, sampling frequency of the SC integrator must be at least twice the signal frequency. Hence, operating frequency of the recursive DFT processor is greater than its input frequency. On the other hand, owing to the serial to parallel conversion in the DT FFT processor, operating frequency of the DT FFT processor is less than its input frequency. Hence, parallel processing relaxes the bandwidth requirement of multipliers in the DT FFT processor.

Normalizing the power consumption of the DT FFT processor to the 180nm technology, 1.8V supply voltage, and 80MHz operating frequency gives

$$\text{Normalized Power} = \frac{25mW}{\left(\frac{130nm}{180nm}\right) \left(\frac{100MHz}{80MHz}\right) \left(\frac{1.2V}{1.8V}\right)^2} = 62.3mW \quad (6.21)$$

Hence, power consumption of the recursive DFT processor is about 1/6 of the power consumption of the DT FFT processor. As explained in sections 6.3, linear reduction in the power consumption leads to quadratic reduction in the dc accuracy. Thus, lower peak SNDR and lower dynamic range of the recursive DFT processor are due to its lower power consumption. Other factors that contribute to the performance degradation of the recursive DFT processor are investigated in the next section.

6.6 Root Cause Analysis

According to the equation (2.12), the number of analogue multipliers that are required to implement a Radix-2 FFT of length 8 is 104. On the other hand, the real-time recursive DFT performs 256 multiplications to compute DFT of length 8. Results of the system-level performance analysis in chapter 4 showed that the proposed DFT processor has better performance than the FFT processor. Hence, performance degradation of the proposed DFT processor in the previous section is not due to the number of multiplications. This conclusion leads to the realization that the values of the mismatch parameters in the system-level performance analysis were under estimated.

To find which non-ideality makes the most contribution to the performance degradation, the effect of each non-ideality is analysed individually. The effect of multipliers saturation is revealed by the SNDR curve of a recursive DFT processor with ideal integrators (integrations are performed by MATLAB). On the other hand, the effect of integrators (Op-amps) saturation is shown by the SNDR curve of a recursive DFT processor with Switched-Capacitor integrators. The aforementioned curves are shown in Figure 6.7.




Figure 6-7: The SNDR curves of 8-point recursive DFT processors with ideal devices

The dynamic range is obtained by measuring the width of the SNDR curves at the minimum required SNDR. For the comparison between the recursive DFT and the DT FFT processors (Table 6-3), the dynamic range was measured at 7dB. A comparison between the blue and the red curves at SNDR = 7dB reveals that saturation of the Op-amps in the SC integrators reduces the dynamic range by 7dB. The linear range of the multipliers in the recursive DFT processor is greater than the linear range of the multipliers in the DT FFT processor [57]. Hence, at high signal levels (input magnitude > -25 dBV), the Op-amp saturation is the reason of achieving a dynamic range less than the dynamic range of the DT FFT.

The effect of multipliers' device mismatches is revealed by a comparison between the SNDR curves of a recursive DFT with ideal integrators in the absence and presence of device mismatches (the blue and the red curves in Figure 6.8). Measuring the widths of the aforementioned curves at SNDR = 7dB shows that multipliers' device mismatches reduce the dynamic range by 20dB.




Figure 6-8: The SNDR curves of 8-point recursive DFT processors

The effect of SC integrators' device mismatches is revealed by a comparison between the SNDR curves of a recursive DFT with ideal integrators and a recursive DFT with SC integrators in the presence of device mismatches (the red and the yellow curves in Figure 6.8). A comparison between the widths of the aforementioned curves at SNDR = 7dB shows that SC integrators' device mismatches reduce the dynamic range by 3dB.

This analysis reaches to the conclusion that multipliers' device mismatches make the most contribution to the dynamic range reduction. Increasing the power consumption of the multiplier can improve its accuracy. Other methods of mitigating the effect of device mismatch are discussed in the next section.

6.7 Mitigation of the Effect of Device Mismatch

As explained in the previous section, multipliers' device mismatches reduce the dynamic range significantly. Two approaches that can be taken to solve this problem are electronic offset cancellation and error correction techniques. The topology of an offset cancellation technique, which can be used for transconductance multipliers, is shown in Figure 6.9 [80]. Each G_m stage is a differential pair and the R stage is a transimpedance amplifier.




Figure 6-9: Offset cancellation by an auxiliary transconductance in a negative feedback loop [80]

Suppose that first only S_1 and S_2 are on, thus $V_{out} = G_{m1}V_{OS1}R$. Then, assuming that S_3 and S_4 are on, a negative feedback loop is made with R and G_{m2} . Thus, $V_{out} = G_{m1}V_{OS1}R$ is stored across C_1 and C_2 . Afterwards, G_{m2} converts the voltage across capacitors to $I_{out 2} = G_{m2}G_{m1}V_{OS1}R$. When V_{in} is connected, G_{m2} adds an offset correction current at nodes X and Y [80]. Taking the offset voltage of G_{m2} into account, the stored voltage on C_1 and C_2 is [80]

$$V_{out} = [G_{m1}V_{OS1} - G_{m2}(V_{out} - V_{OS2})]R \quad (6.22)$$

Thereby,

$$V_{out} = \frac{G_{m1}RV_{OS1} + G_{m2}RV_{OS2}}{1 + G_{m2}R} \quad (6.23)$$

Hence, the offset voltage referred to the main input is

$$V_{OS,tot} = \frac{V_{out}}{G_{m1}R} = \frac{V_{OS1}}{1 + G_{m2}R} + \frac{G_{m2}}{G_{m1}} \frac{V_{OS2}}{1 + G_{m2}R} \approx \frac{V_{OS1}}{G_{m2}R} + \frac{V_{OS2}}{G_{m1}R} \quad (6.24)$$

If $G_{m2}R \gg 1$ and $G_{m1}R \gg 1$, then $V_{OS,tot}$ is very small. However, $G_{m1}R$ is the gain of the multiplier. The linear range of the multiplier decreases as its gain increases. Therefore, the aforementioned offset cancellation technique imposes a trade-off between dynamic range and accuracy. Moreover, due to the large area overhead of the offset cancellation techniques, they cannot be widely applied.

Tradeoffs in the electronic offset cancellation justify the use of error correction techniques. These techniques can be divided into three main categories; error correction codes, equalizers, and signal processing algorithms. One study showed that Turbo Product Code (TPC) effectively mitigates the mismatch loss of a 256-point analogue FFT [87]. It is also shown that Minimum Mean Square Error (MMSE) and Least Mean Square (LMS) equalizers can mitigate the performance degradation of the DFT processor implemented on a FPAA (Figure 6.10) [93]. Another study proposed an iterative signal processing algorithm to recover the output of a 64-point analogue FFT [125]. Neural Networks can also be applied to assist the detection of the received symbols.




Figure 6-10: Performance comparison of a 4-point analogue DFT implemented on a FPAA [93]

6.8 Summary

In this chapter, it is discussed that CMOS device matching depends on the bias point. For typical bias points, the threshold voltage is the dominant source of mismatch. Mismatch also depends on the device area and technology. Circuit designers can take these relations into account to optimize matching. Nevertheless, the bandwidth-accuracy-power trade-off of the system is only determined by the technology parameters; hence, the circuit designer has no influence on the overall trade-off. Mismatch analysis results of the recursive DFT processor indicate that increasing the transform length degrades the performance. Also, the average dynamic range of the recursive DFT processor cannot meet the minimum requirement for the QPSK signal. The root cause analysis revealed that multipliers' device mismatches make the most contribution to the dynamic range reduction. Increasing the power consumption of the multiplier can improve its accuracy. Moreover, error correction techniques such as TPC can mitigate the mismatch loss.

Chapter 7

CONCLUSION AND FUTURE WORK

Since analogue DFT processors consume significantly less power than digital DFT processors, they have been nominated as the next generation of the DFT processors. This work was motivated by the goal of evolving the next generation of the DFT processors. In view of that, a power-scalable variable-length analogue DFT processor has been proposed. The proposed DFT processor has application in multi-standard OFDM transceivers. This chapter presents the contributions to knowledge, the concluding remarks, and the remaining work for the future.

7.1 Contributions to Knowledge

7.1.1 Methodology

Since the classical DFT architectures (i.e. FIR DFT and FFT) were originally designed for discrete-time signal processing, they do not take advantage of analogue signals. Specifically, these architectures require an analogue decimation filter ahead of them. Moreover, the analogue implementations of the classical DFT architectures are not power-scalable. Hence, the real-time recursive DFT architecture has been proposed. In this architecture, the DFT coefficients are formed into piecewise continuous signals. Thereby, the continuous baseband signal is piecewise weighted by the DFT coefficients.

Since the proposed architecture performs multiplications serially, it does not require additional multipliers to compute DFT of a longer sequence. Moreover, the power consumption is scalable with the transform length. Hence, the real-time recursive DFT architecture is suitable for the power-scalable variable-length DFT processor.

In the classical DFT architectures, each multiplier provides the real multiplication of a signal sample and a DFT coefficient. On the other hand, in the real-time recursive DFT architecture, each multiplier provides the element-wise multiplication of a one-dimensional array of the DFT coefficients and the continuous baseband signal. Hence, comparing to the classical architectures, the proposed architecture has the lowest number of multipliers. Moreover, since multiplications are performed without sampling, the analogue decimation filter is eliminated. Besides, the proposed architecture avoids propagation of the computational error to all DFTs by computing each DFT independently.

7.1.2 Limitations and Considerations

Reducing the dynamic range requirement of the ADC by moving the DFT processor from the digital back-end to the analogue front-end is at the cost of increasing the dynamic range requirement of the DFT processor.

As data rate increases, the minimum SNDR and the minimum dynamic range requirements increase. On the other hand, as SNDR increases, width of the SNDR curve decreases. Therefore, as data rate increases, yield of the analogue DFT processor decreases. Results of the circuit-level performance analysis indicate that the 8-point recursive DFT processor has a yield of 97.5% for the BPSK modulated signal. For the QPSK modulated signal, however, yield of the 8-point recursive DFT processor is 8.9%. Hence, dynamic range of the recursive DFT processor must be increased.

In the absence of mismatch increasing the transform length does not affect the performance of the recursive DFT processor. However, in the presence of mismatch, doubling the transform length reduces the average dynamic range by 3dB. The 16-point recursive DFT processor has a yield of 43.4% for the BPSK modulated signal.

As the DFT length increases, more samples should be stored on the integrating capacitor (C_I). Thus, the required C_I for the WiMAX standard becomes prohibitively large. Hence, the DFT sum was broken into partial sums (equation (5.64)). The results of partial sums can be added together in the Digital Signal Processor (DSP). The maximum length of the partial sum (8) was determined by finding the optimum value for C_I (1pF).

Sampling frequency of the SC integrator must be at least twice the signal frequency. Also, unity gain bandwidth of the op-amp in the SC integrator must be at least five times greater than the sampling frequency. Hence, unity gain bandwidth of the op-amp must be at least ten times greater than the signal frequency. In contrast, serial-to-parallel conversion in analogue FFT processors relaxes the bandwidth requirement of multipliers. While the analogue FFT processor was proposed for Ultra-Wideband OFDM wireless transceivers [57], the real-time recursive DFT processor is proposed for WiFi and WiMAX standards. The maximum channel bandwidth of WiFi and WiMAX standards is 20 MHz.

Trade-offs in the design of the analogue circuits impose limitations on the performance of analogue DFT processors. The bandwidth-accuracy-power trade-off is only determined by the technology parameters and circuit designer has no influence on the overall trade-off. This thesis provides a proof-of-concept for the power-scalable variable-length analogue DFT processor. The real-time recursive DFT processor was designed in 180 nm CMOS technology. The design process and the results of the circuit-level performance analysis provide guidelines for future designers to select a technology that satisfies the performance requirements for another application.

7.2 Future Work

7.2.1 Design Enhancements

Previous works on the analogue FFT processor were designed in 130 nm and 180 nm CMOS technologies [57-59]. In order to compare the performance of the proposed DFT processor with the analogue FFT processor, the real-time recursive DFT processor was designed in 180 nm CMOS technology. Equation 6.17 can be used to select a technology that provides higher accuracy while bandwidth and power meet the design specifications.

Even though C_I was selected carefully to prevent the reduction of dynamic range (section 4.4.3), the root cause analysis showed that integrator saturation reduces the dynamic range by 7dB. This problem can be resolved by reducing the input CM level of the Op-amp ($V_{in,CM}$). Since input of the integrator was connected to the output of the multiplier, $V_{in,CM}$ was set equal to the output CM level of the multiplier. By adding a source follower between multiplier output and integrator input $V_{in,CM}$ can be shifted to a lower level.

Performance comparison between the recursive DFT processor and the DT FFT processor [57] showed that dynamic range of the DT FFT is 20.7dB higher than the recursive DFT. The root cause analysis showed that multipliers' device mismatches made the most contribution to the dynamic range reduction. Hence, the four-quadrant multiplier that was used in [57] is less sensitive to device mismatch than the designed Gilbert cell. Therefore, replacing the Gilbert cell multipliers by the multiplier in [57] can increase the dynamic range.

7.2.2 Further Analysis

Since the Process Design Kit (PDK) was not available, post-layout simulations were not performed. Nevertheless, since sampling frequency of the Switched-Capacitor integrator was below 100 MHz, results of the pre-layout simulations were reliable. For frequencies above 100 MHz, however, it is essential to extract the parasitic devices and perform the post-layout simulations.

In order to investigate the effectiveness of different mismatch mitigation techniques, the trade-off in the offset cancellation techniques and the effectiveness of different error correction techniques must be analysed. A hybrid of electronic offset cancellation and error correction might resolve the problem.

LIST OF REFERENCES

1. Smaini, L., *RF Analog Impairments Modeling for Communication Systems Simulation: Application to OFDM-based Transceivers*. 2012: Wiley.
2. Romeu, J. and A. Elias. *Early proposals of wireless telegraphy in Spain: Francisco Salva Campillo (1751-1828)*. in *Antennas and Propagation Society International Symposium, 2001. IEEE*. 2001.
3. Michaelis, A.R., *From Semaphore to Satellite*. 1965, Geneva International Telecommunication Union.
4. Ronalds, F., *Descriptions of an Electrical Telegraph: And of Some Other Electrical Apparatus*. 1823: R. Hunter.
5. Makhrovskiy, O.V. *180 Years of telecommunication in Russia*. in *HISTory of ELECTro-technology CONference (HISTELCON), 2012 Third IEEE*. 2012.
6. Haykin, S.S., *Communication systems*. 2001: Wiley.
7. Klooster, J.W., *Icons of Invention: The Makers of the Modern World from Gutenberg to Gates*. 2009: Greenwood Press.
8. Bourseul, C., *Transmission électrique de la parole*. L'illustration, 1854.
9. Pizer, R.A., *The Tangled Web of Patent #174465*. 2009: AuthorHouse.

10. Evenson, A.E., *The Telephone Patent Conspiracy of 1876: The Elisha Gray-Alexander Bell Controversy and Its Many Players*. 2000: McFarland.
11. Coe, L., *The Telephone and Its Several Inventors: A History*. 2006: McFarland & Company.
12. Beauchamp, C., *Invented by Law: Alexander Graham Bell and the Patent That Changed America*. 2015: Harvard University Press.
13. Braun, K.F., *Electrical oscillations and wireless telegraphy*. 1909, [Nobel Lecture].
14. Hong, S., *Wireless: From Marconi's Black-box to the Audion*. 2001: MIT Press.
15. Sarkar, T.K., et al., *History of Wireless*. 2006: Wiley.
16. Mowbray, J.H., *Sinking of the Titanic: Eyewitness Accounts*. 2012: Dover Publications.
17. Couch, L.W., *Digital & Analog Communication Systems*. 2012: Pearson Education.
18. Harley, R.A., *Electric signaling system*. 1942, Google Patents.
19. Kester, W.A. and i. Analog Devices, *Data Conversion Handbook*. 2005: Elsevier.
20. Shannon, C.E., *A symbolic analysis of relay and switching circuits*. Transactions of the American Institute of Electrical Engineers, 1938. **57**(12): p. 713-723.

21. Shannon, C.E., *A mathematical theory of communication*. The Bell System Technical Journal, 1948. **27**(3): p. 379-423.
22. "The Nobel Prize in Physics 1956" [Online]: Nobelprize.org. [Accessed 15 Sep 2016]
23. Kilby, J.S., *Miniaturized electronic circuits*. 1964, Google Patents.
24. Noyce, R.N., *Semiconductor device-and-lead structure*. 1961, Google Patents.
25. Cooley, J.W. and J.W. Tukey, *An algorithm for the machine calculation of complex Fourier series*. Mathematics of computation, 1965. **19**(90): p. 297-301.
26. Chang, R.W., *Synthesis of band-limited orthogonal signals for multichannel data transmission*. The Bell System Technical Journal, 1966. **45**(10): p. 1775-1796.
27. Chang, R.W., *Orthogonal frequency multiplex data transmission system*. 1970, Google Patents.
28. Weinstein, S. and P. Ebert, *Data Transmission by Frequency-Division Multiplexing Using the Discrete Fourier Transform*. IEEE Transactions on Communication Technology, 1971. **19**(5): p. 628-634.
29. Cooper, M., et al., *Radio telephone system*. 1975, Google Patents.
30. Luo, F.L., *Digital Front-End in Wireless Communications and Broadcasting: Circuits and Signal Processing*. 2011: Cambridge University Press.

31. Gleason, A.W., *Mobile Technologies for Every Library*. 2015: Rowman & Littlefield Publishers.
32. [Online]:<http://www.fpa.es/multimedia-en/photo-galleries/press-conference-with-martin-cooper.html>. [Accessed 15 Sep 2016]
33. *IEEE Standard for Telecommunications and Information Exchange Between Systems - LAN/MAN Specific Requirements - Part 11: Wireless Medium Access Control (MAC) and physical layer (PHY) specifications: High Speed Physical Layer in the 5 GHz band*. IEEE Std 802.11a-1999, 1999: p. 1-102.
34. *IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems Amendment 2: Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands and Corrigendum 1*. IEEE Std 802.16e-2005 and IEEE Std 802.16-2004/Cor 1-2005 (Amendment and Corrigendum to IEEE Std 802.16-2004), 2006: p. 0_1-822.
35. Bagheri, R., et al., *An 800-MHz-6-GHz Software-Defined Wireless Receiver in 90-nm CMOS*. IEEE Journal of Solid-State Circuits, 2006. **41**(12): p. 2860-2876.
36. Ru, Z., et al., *Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference*. IEEE Journal of Solid-State Circuits, 2009. **44**(12): p. 3359-3375.

37. Mitola, J., *The software radio architecture*. IEEE Communications Magazine, 1995. **33**(5): p. 26-38.
38. Abidi, A.A., *The Path to the Software-Defined Radio Receiver*. IEEE Journal of Solid-State Circuits, 2007. **42**(5): p. 954-966.
39. Walden, R.H., *Analog-to-digital converter survey and analysis*. IEEE Journal on Selected Areas in Communications, 1999. **17**(4): p. 539-550.
40. Tuttlebee, W.H.W., *Software Defined Radio: Enabling Technologies*. 2003: Wiley.
41. Lehne, M., *An Analog/Mixed Signal FFT Processor for Ultra-Wideband OFDM Wireless Transceivers*. 2008, Virginia Polytechnic Institute and State University.
42. Yang, S.C., *OFDMA System Analysis and Design*. 2010: Artech House.
43. Cho, Y.S., et al., *MIMO-OFDM Wireless Communications with MATLAB*. 2010: Wiley.
44. Oppenheim, A.V. and R.W. Schaffer, *Discrete-Time Signal Processing*. 2011: Pearson Education.
45. Prasad, R., *OFDM for Wireless Communications Systems*. 2004: Artech House.
46. Peled, A. and A. Ruiz. *Frequency domain data transmission using reduced computational complexity algorithms*. in *Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '80*. 1980.

47. Prasad, R. and F.J. Velez, *WiMAX Networks: Techno-Economic Vision and Challenges*. 2010: Springer Netherlands.
48. Korowajczuk, L., *LTE, WiMAX and WLAN Network Design, Optimization and Performance Analysis*. 2011: Wiley.
49. *IEEE Standard for Information Technology- Telecommunications and Information Exchange Between Systems- Local and Metropolitan Area Networks- Specific Requirements Part Ii: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications*. IEEE Std 802.11g-2003 (Amendment to IEEE Std 802.11, 1999 Edn. (Reaff 2003) as amended by IEEE Stds 802.11a-1999, 802.11b-1999, 802.11b-1999/Cor 1-2001, and 802.11d-2001), 2003: p. i-67.
50. Nuaymi, P.L., *WiMAX: Technology for Broadband Wireless Access*. 2007: John Wiley & Sons.
51. Kuo, J.-C., et al., *VLSI design of a variable-length FFT/IFFT processor for OFDM-based communication systems*. EURASIP J. Appl. Signal Process., 2003. **2003**: p. 1306-1316.
52. Chun-Lung, H., L. Syu-Siang, and S. Muh-Tian. *A low power and variable-length FFT processor design for flexible MIMO OFDM systems*. in *Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on*. 2009.

53. Lin, Y.T., P.Y. Tsai, and T.D. Chiueh, *Low-power variable-length fast Fourier transform processor*. Computers and Digital Techniques, IEE Proceedings -, 2005. **152**(4): p. 499-506.
54. Song-Nien, T., L. Chi-Hsiang, and C. Tsin-Yuan, *An Area- and Energy-Efficient Multimode FFT Processor for WPAN/WLAN/WMAN Systems*. Solid-State Circuits, IEEE Journal of, 2012. **47**(6): p. 1419-1435.
55. Guichang, Z., X. Fan, and A.N. Willson, Jr., *A power-scalable reconfigurable FFT/IFFT IC based on a multi-processor ring*. Solid-State Circuits, IEEE Journal of, 2006. **41**(2): p. 483-495.
56. Uyttenhove, K. and M.S.J. Steyaert, *Speed-power-accuracy tradeoff in high-speed CMOS ADCs*. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 2002. **49**(4): p. 280-287.
57. Lehne, M. and S. Raman, *A 0.13- μ m 1-GS/s CMOS Discrete-Time FFT Processor for Ultra-Wideband OFDM Wireless Receivers*. Microwave Theory and Techniques, IEEE Transactions on, 2011. **59**(6): p. 1639-1650.
58. Sadhu, B., et al. *A 5GS/s 12.2pJ/conv. analog charge-domain FFT for a software defined radio receiver front-end in 65nm CMOS*. in *Radio Frequency Integrated Circuits Symposium (RFIC), 2012 IEEE*. 2012.

59. Sadeghi, N., V.C. Gaudet, and C. Schlegel, *Analog DFT Processors for OFDM Receivers: Circuit Mismatch and System Performance Analysis*. Circuits and Systems I: Regular Papers, IEEE Transactions on, 2009. **56**(9): p. 2123-2131.
60. Mano, M.M. and P. Spasov, *Digital Design*. 2002: Prentice Hall.
61. Widrow, B. and I. Kollár, *Quantization Noise: Roundoff Error in Digital Computation, Signal Processing, Control, and Communications*. 2008: Cambridge University Press.
62. Sarpeshkar, R., *Analog versus digital: extrapolating from electronics to neurobiology*. Neural computation, 1998. **10**(7): p. 1601-1638.
63. Hosticka, B.J., *Performance comparison of analog and digital circuits*. Proceedings of the IEEE, 1985. **73**(1): p. 25-29.
64. Roberts, M.J., *Signals and Systems: Analysis Using Transform Methods and MATLAB*. 2004: McGraw-Hill.
65. Reddy, N. and M.N.S. Swamy, *Switched-capacitor realization of a discrete Fourier transformer*. Circuits and Systems, IEEE Transactions on, 1983. **30**(4): p. 254-255.
66. Ogihara, A., S. Yamashita, and S. Yoneda. *A pitch synchronous switched capacitor discrete Fourier transform circuit*. in *Circuits and Systems, 1991., IEEE International Symposium on*. 1991.

67. Rao, K.R., D.N. Kim, and J.J. Hwang, *Fast Fourier Transform - Algorithms and Applications*. 2011: Springer Netherlands.
68. Oppenheim, A.V., A.S. Willsky, and S.H. Nawab, *Signals and Systems*. 1997: Prentice Hall.
69. Ismail, M. and T. Fiez, *Analog VLSI: Signal and Information Processing*. 1994: McGraw-Hill.
70. Boyle, K., et al. *Design and implementation of an all-analog fast-fourier transform processor*. in *Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on*. 2007.
71. Lehne, M. and S. Raman. *A prototype analog/mixed-signal fast fourier transform processor IC for OFDM receivers*. in *Radio and Wireless Symposium, 2008 IEEE*. 2008.
72. Rivet, F., et al., *A Disruptive Receiver Architecture Dedicated to Software-Defined Radio*. *Circuits and Systems II: Express Briefs, IEEE Transactions on*, 2008. **55**(4): p. 344-348.
73. Sadhu, B., *Circuit techniques for cognitive radio receiver front-ends*. 2012, University of Minnesota
74. Goertzel, G., *An Algorithm for the Evaluation of Finite Trigonometric Series*. *American Mathematical Monthly*, 1958. **65**(1): p. 34-35.

75. Lindfors, S., A. Parssinen, and K.A.I. Halonen, *A 3-V 230-MHz CMOS decimation subsampler*. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003. **50**(3): p. 105-117.
76. Chiueh, T.-D. and P.-Y. Tsai, *OFDM Baseband Receiver Design for Wireless Communications*. 2007: Wiley Publishing. 352.
77. Lehne, M. and S. Raman, *A Discrete-Time FFT Processor for Ultrawideband OFDM Wireless Transceivers: Architecture and Behavioral Modeling*. Circuits and Systems I: Regular Papers, IEEE Transactions on, 2010. **57**(11): p. 3011-3022.
78. Zare-Hoseini, H., I. Kale, and O. Shoaie, *Modeling of switched-capacitor delta-sigma Modulators in SIMULINK*. IEEE Transactions on Instrumentation and Measurement, 2005. **54**(4): p. 1646-1654.
79. Guichang, Z., X. Fan, and A.N. Willson, *A power-scalable reconfigurable FFT/IFFT IC based on a multi-processor ring*. IEEE Journal of Solid-State Circuits, 2006. **41**(2): p. 483-495.
80. Razavi, B., *Design of Analog CMOS Integrated Circuits*. 2001: McGraw-Hill.
81. Jaffari, J., *Statistical yield analysis and design for nanometer VLSI*. 2010, University of Waterloo.
82. Ben, Y., *Statistical Verification and Optimization of Integrated Circuits*. 2011, University of California, Berkeley.

83. Maly, W., A.J. Strojwas, and S.W. Director, *VLSI Yield Prediction and Estimation: A Unified Framework*. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 1986. **5**(1): p. 114-130.
84. Glynn, P., *The Central Limit Theorem, Law of Large Numbers and Monte Carlo Methods*. Stanford University.
85. Davison, A.C., *Statistical Models*. 2003: Cambridge University Press.
86. <https://www.mosis.com/>.
87. Sadeghi, N., *Analog FFT Interface for Ultra-Low Power Analog Receiver Architectures*. 2007, University of Alberta.
88. Sadhu, B., et al., *Analysis and Design of a 5 GS/s Analog Charge-Domain FFT for an SDR Front-End in 65 nm CMOS*. Solid-State Circuits, IEEE Journal of, 2013. **48**(5): p. 1199-1211.
89. Sturm, M., *Passive switched-capacitor based filter design, optimization, and calibration for sensing applications*. 2013, University of Minnesota
90. Rivet, F., *Contribution à l'étude et à la réalisation d'un frontal radiofréquence analogique en temps discrets pour la radio-logicielle intégrale*. 2009, University of Bordeaux
91. Rivet, F., et al., *The Experimental Demonstration of a SASP-Based Full Software Radio Receiver*. Solid-State Circuits, IEEE Journal of, 2010. **45**(5): p. 979-988.

92. Suh, S., *Low-power discrete Fourier transform and soft-decision Viterbi decoder for OFDM receivers*. 2011, Georgia Institute of Technology.
93. Sangwook, S., et al., *Low-Power Discrete Fourier Transform for OFDM: A Programmable Analog Approach*. Circuits and Systems I: Regular Papers, IEEE Transactions on, 2011. **58**(2): p. 290-298.
94. Gunhee, H. and E. Sanchez-Sinencio, *CMOS transconductance multipliers: a tutorial*. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 1998. **45**(12): p. 1550-1563.
95. Toumazou, C., F.J. Lidgey, and D. Haigh, *Analogue IC design: the current-mode approach*. 1990: Peregrinus on behalf of the Institution of Electrical Engineers.
96. Razavi, B., *RF Microelectronics*. 2012: Prentice Hall.
97. Barrie, G., *A precise four-quadrant multiplier with subnanosecond response*. Solid-State Circuits, IEEE Journal of, 1968. **3**(4): p. 365-373.
98. Rogers, J.W.M. and C. Plett, *Radio Frequency Integrated Circuit Design*. 2014: Artech House, Incorporated.
99. Babanezhad, J.N. and G.C. Temes, *A 20-V four-quadrant CMOS analog multiplier*. Solid-State Circuits, IEEE Journal of, 1985. **20**(6): p. 1158-1168.

100. Ko-Chi, K. and A. Leuciuc, *A linear MOS transconductor using source degeneration and adaptive biasing*. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 2001. **48**(10): p. 937-943.
101. Toumazou, C., G.S. Moschytz, and B. Gilbert, *Trade-Offs in Analog Circuit Design: The Designer's Companion*. 2007: Springer US.
102. Barrie, G., *The multi-tanh principle: a tutorial overview*. Solid-State Circuits, IEEE Journal of, 1998. **33**(1): p. 2-17.
103. Ryan, A.P. and O. McCarthy, *A novel pole-zero compensation scheme using unbalanced differential pairs*. Circuits and Systems I: Regular Papers, IEEE Transactions on, 2004. **51**(2): p. 309-318.
104. Soo, D.C. and R.G. Meyer, *A four-quadrant NMOS analog multiplier*. Solid-State Circuits, IEEE Journal of, 1982. **17**(6): p. 1174-1178.
105. Shen-Iuan, L. and H. Yuh-Shyan, *CMOS four-quadrant multiplier using bias feedback techniques*. Solid-State Circuits, IEEE Journal of, 1994. **29**(6): p. 750-752.
106. Hosticka, B.J., R.W. Brodersen, and P.R. Gray, *MOS sampled data recursive filters using switched capacitor integrators*. Solid-State Circuits, IEEE Journal of, 1977. **12**(6): p. 600-608.
107. Martin, K., *Improved circuits for the realization of switched-capacitor filters*. Circuits and Systems, IEEE Transactions on, 1980. **27**(4): p. 237-244.

108. Carusone, T.C., D. Johns, and K. Martin, *Analog Integrated Circuit Design*. 2011: Wiley.
109. Whitaker, J.C., *The Electronics Handbook, Second Edition*. 2005: CRC Press.
110. Gray, P.R., *Analysis and Design of Analog Integrated Circuits*. 2009: John Wiley & Sons.
111. Caves, J.T., et al., *Sampled analog filtering using switched capacitors as resistor equivalents*. Solid-State Circuits, IEEE Journal of, 1977. **12**(6): p. 592-599.
112. Brodersen, R.W., P.R. Gray, and D. Hodges, *MOS switched-capacitor filters*. Proceedings of the IEEE, 1979. **67**(1): p. 61-75.
113. Malcovati, P., et al., *Behavioral modeling of switched-capacitor sigma-delta modulators*. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2003. **50**(3): p. 352-364.
114. Castello, R. and P.R. Gray, *Performance limitations in switched- capacitor filters*. Circuits and Systems, IEEE Transactions on, 1985. **32**(9): p. 865-876.
115. Allen, P.E., *CMOS Analog IC Design Course notes* Georgia Institute of Technology, 2005.
116. Enz, C. and Y. Cheng, *MOS transistor modeling for RF IC design*. IEEE Journal of Solid-State Circuits, 2000. **35**(2): p. 186-201.

117. Pelgrom, M.J.M., A.C.J. Duinmaijer, and A.P.G. Welbers, *Matching properties of MOS transistors*. Solid-State Circuits, IEEE Journal of, 1989. **24**(5): p. 1433-1439.
118. Drennan, P.G. and C.C. McAndrew, *Understanding MOSFET mismatch for analog design*. Solid-State Circuits, IEEE Journal of, 2003. **38**(3): p. 450-456.
119. Drennan, P.G. and C.C. McAndrew. *A comprehensive MOSFET mismatch model*. in *Electron Devices Meeting, 1999. IEDM '99. Technical Digest. International*. 1999.
120. Lakshmikumar, K.R., R.A. Hadaway, and M.A. Copeland, *Characterisation and modeling of mismatch in MOS transistors for precision analog design*. Solid-State Circuits, IEEE Journal of, 1986. **21**(6): p. 1057-1066.
121. Kinget, P.R., *Device mismatch and tradeoffs in the design of analog circuits*. Solid-State Circuits, IEEE Journal of, 2005. **40**(6): p. 1212-1224.
122. Lovett, S.J., et al., *Optimizing MOS transistor mismatch*. Solid-State Circuits, IEEE Journal of, 1998. **33**(1): p. 147-150.
123. Mizuno, T., J. Okumtura, and A. Toriumi, *Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's*. Electron Devices, IEEE Transactions on, 1994. **41**(11): p. 2216-2221.

124. Ta-Hsun, Y., et al. *Mis-match characterization of 1.8 V and 3.3 V devices in 0.18 μm mixed signal CMOS technology.* in *Microelectronic Test Structures, 2001. ICMTS 2001. Proceedings of the 2001 International Conference on.* 2001.
125. Fouque, A., et al. *A low power digitally-enhanced SASP-based receiver architecture for mobile DVB-S applications in the Ku-band (10.7-12.75 GHz).* in *Radio and Wireless Symposium (RWS), 2011 IEEE.* 2011.

